Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Bug for fclass instr ???? #51

Closed
IC-Dream opened this issue Nov 20, 2018 · 3 comments
Closed

Bug for fclass instr ???? #51

IC-Dream opened this issue Nov 20, 2018 · 3 comments
Assignees

Comments

@IC-Dream
Copy link

Hi,

The definition of NAN from IEEE 754-2008 standard:
The value NaN (Not a Number) is used to represent a value that does not represent a real number. NaNs are represented by a bit pattern with an exponent of all ones and a non-zero mantissa. The sign bit can be 0 or 1 – it has no bearing.

There are two categories of NaNs:
QNaN (Quiet NaN) – arising when the result of an arithmetic operation is mathematically undefined. The MSB of the mantissa is '1' for this type of NaN.
SNaN (Signaling NaN) – used to signal an exception when an invalid operation is performed. The MSB of the mantissa is '0' for this type of NaN.

But the implement of fpu_core may exist some problem in riscv_alu.sv:
fclass

it seems that the RTL violates the definition of NAN.

Thanks
Dream

@FrancescoConti FrancescoConti transferred this issue from pulp-platform/pulpino Nov 20, 2018
@FrancescoConti
Copy link
Contributor

I think you're correct - however I transferred the issue to the riscy core repository, which is more appropriate.

@IC-Dream
Copy link
Author

@FrancescoConti Thanks a lot

@IC-Dream IC-Dream changed the title bug for fclass instr ???? Bug for fclass instr ???? Nov 21, 2018
@stmach
Copy link
Contributor

stmach commented May 7, 2019

See #52

@stmach stmach closed this as completed May 7, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

3 participants