Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

ISS mismatch for DCSR cause #361

Closed
halfdan-dolva opened this issue Dec 16, 2022 · 2 comments
Closed

ISS mismatch for DCSR cause #361

halfdan-dolva opened this issue Dec 16, 2022 · 2 comments
Labels
Status:Resolved Issue has been resolved, but closure is pending on git merge and/or issuer confirmation

Comments

@halfdan-dolva
Copy link
Member

ISS flags a mismatch after reading the DCSR cause field.

The error happens in a GPR a cycle after the DCSR is read because DCSR checks have been temporarily turned off.

Steps to Reproduce

Hash: 723c1ba
Note: Comment out a_dcsr_cause and a_debug_mode_ext_req assertions as they are not ye updated for current RTL
cmd: makeuvmt gen_corev-dv corev-dv gen_comp comp test TEST=corev_rand_debug

Log :
UVM_INFO @ 114.300 ns : uvmt_cv32e40s_firmware_test.sv(143) uvm_test_top [TEST] Started RUN
Error (IDV) GPR register value mismatch (HartId:0, PC:1a110878):
Info (IDV) 0> GPR x7 - dut:400084d3 ref:40008453
UVM_ERROR @ 318847.300 ns : rvvi-pkg.sv(94) reporter [] uvmt_cv32e40s_tb.imperas_dv.trace2api.state_compare @ 318847.000 ns: MISMATCH
@halfdan-dolva
Copy link
Member Author

Root cause is described in #365

@Silabs-ArjanB
Copy link
Contributor

Should be fixed after merge of openhwgroup/cv32e40x#749 to 40S

@Silabs-ArjanB Silabs-ArjanB added the Status:Resolved Issue has been resolved, but closure is pending on git merge and/or issuer confirmation label Jan 2, 2023
silabs-oysteink added a commit to silabs-oysteink/cv32e40s that referenced this issue Jan 2, 2023
@silabs-oysteink
Fix for issues openhwgroup#365 and openhwgroup#361 on cv32e40s.
cc08ea5 
When waking up from sleep (exiting FSM state SLEEP), the cause of wakeup is now flopped to enable the FSM to take the action according to the wakeup reason, although there may be higher priority events appearing after the wakeup.

Signed-off-by: Oystein Knauserud <Oystein.Knauserud@silabs.com>
silabs-oysteink pushed a commit to silabs-oysteink/cv32e40s that referenced this issue Jan 2, 2023
@Silabs-ArjanB
Merge pull request #749 from silabs-oysteink/silabs-oysteink_issue-s365
6964bc1 
Fix for issues openhwgroup#365 and openhwgroup#361 on cv32e40s.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
Status:Resolved Issue has been resolved, but closure is pending on git merge and/or issuer confirmation
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@Silabs-ArjanB @halfdan-dolva