You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Running formal verification, the assertion "a_set_clear_pmp_addr_q" within cv32e40s_cs_registers_sva.sv should fail.
When granularity >=1 and the mode is either OFF or TOR, the read data resolution will tie off the least significant implemented (flipflop) bit to 0. This may propagate back through the RMW operation and inadvertently clear the flipflop when it shouldn't.
The text was updated successfully, but these errors were encountered:
This is actually in reality a duplicate of issue #302. Keeping it separate as it is very PMP specific. When fixed, both this issue and #302 may likely be closed.
Wrong clearing of bits in pmp_addr_q
Component
Component:RTL: For issues in the RTL (e.g. for files in the rtl directory)
Steps to Reproduce
When granularity >=1 and the mode is either OFF or TOR, the read data resolution will tie off the least significant implemented (flipflop) bit to 0. This may propagate back through the RMW operation and inadvertently clear the flipflop when it shouldn't.
The text was updated successfully, but these errors were encountered: