-
Notifications
You must be signed in to change notification settings - Fork 146
/
mor1kx_cpu_espresso.v
646 lines (605 loc) · 26.4 KB
/
mor1kx_cpu_espresso.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
/* ****************************************************************************
This Source Code Form is subject to the terms of the
Open Hardware Description License, v. 1.0. If a copy
of the OHDL was not distributed with this file, You
can obtain one at http://juliusbaxter.net/ohdl/ohdl.txt
Description: Espresso pipeline CPU module
Copyright (C) 2012 Authors
Author(s): Julius Baxter <juliusbaxter@gmail.com>
***************************************************************************** */
`include "mor1kx-defines.v"
module mor1kx_cpu_espresso
(/*AUTOARG*/
// Outputs
ibus_adr_o, ibus_req_o, dbus_adr_o, dbus_dat_o, dbus_req_o,
dbus_bsel_o, dbus_we_o, du_dat_o, du_ack_o, du_stall_o,
spr_bus_addr_o, spr_bus_we_o, spr_bus_stb_o, spr_bus_dat_o,
spr_sr_o,
// Inputs
clk, rst, ibus_err_i, ibus_ack_i, ibus_dat_i, dbus_err_i,
dbus_ack_i, dbus_dat_i, irq_i, du_addr_i, du_stb_i, du_dat_i,
du_we_i, du_stall_i, spr_bus_dat_dc_i, spr_bus_ack_dc_i,
spr_bus_dat_ic_i, spr_bus_ack_ic_i, spr_bus_dat_dmmu_i,
spr_bus_ack_dmmu_i, spr_bus_dat_immu_i, spr_bus_ack_immu_i,
spr_bus_dat_mac_i, spr_bus_ack_mac_i, spr_bus_dat_pmu_i,
spr_bus_ack_pmu_i, spr_bus_dat_pcu_i, spr_bus_ack_pcu_i,
spr_bus_dat_fpu_i, spr_bus_ack_fpu_i
);
input clk, rst;
parameter OPTION_OPERAND_WIDTH = 32;
parameter FEATURE_DATACACHE = "NONE";
parameter OPTION_DCACHE_BLOCK_WIDTH = 5;
parameter OPTION_DCACHE_SET_WIDTH = 9;
parameter OPTION_DCACHE_WAYS = 2;
parameter FEATURE_DMMU = "NONE";
parameter FEATURE_INSTRUCTIONCACHE = "NONE";
parameter OPTION_ICACHE_BLOCK_WIDTH = 5;
parameter OPTION_ICACHE_SET_WIDTH = 9;
parameter OPTION_ICACHE_WAYS = 2;
parameter FEATURE_IMMU = "NONE";
parameter FEATURE_PIC = "ENABLED";
parameter FEATURE_TIMER = "ENABLED";
parameter FEATURE_DEBUGUNIT = "NONE";
parameter FEATURE_PERFCOUNTERS = "NONE";
parameter FEATURE_MAC = "NONE";
parameter FEATURE_SYSCALL = "ENABLED";
parameter FEATURE_TRAP = "ENABLED";
parameter FEATURE_RANGE = "ENABLED";
parameter OPTION_PIC_TRIGGER = "EDGE";
parameter FEATURE_DSX = "NONE";
parameter FEATURE_FASTCONTEXTS = "NONE";
parameter FEATURE_OVERFLOW = "NONE";
parameter OPTION_RF_ADDR_WIDTH = 5;
parameter OPTION_RF_WORDS = 32;
parameter OPTION_RESET_PC = {{(OPTION_OPERAND_WIDTH-13){1'b0}},
`OR1K_RESET_VECTOR,8'd0};
parameter FEATURE_MULTIPLIER = "THREESTAGE";
parameter FEATURE_DIVIDER = "NONE";
parameter FEATURE_ADDC = "NONE";
parameter FEATURE_SRA = "ENABLED";
parameter FEATURE_ROR = "NONE";
parameter FEATURE_EXT = "NONE";
parameter FEATURE_CMOV = "NONE";
parameter FEATURE_FFL1 = "NONE";
parameter FEATURE_CUST1 = "NONE";
parameter FEATURE_CUST2 = "NONE";
parameter FEATURE_CUST3 = "NONE";
parameter FEATURE_CUST4 = "NONE";
parameter FEATURE_CUST5 = "NONE";
parameter FEATURE_CUST6 = "NONE";
parameter FEATURE_CUST7 = "NONE";
parameter FEATURE_CUST8 = "NONE";
parameter OPTION_SHIFTER = "ENABLED";
// Instruction bus
input ibus_err_i;
input ibus_ack_i;
input [`OR1K_INSN_WIDTH-1:0] ibus_dat_i;
output [OPTION_OPERAND_WIDTH-1:0] ibus_adr_o;
output ibus_req_o;
// Data bus
input dbus_err_i;
input dbus_ack_i;
input [OPTION_OPERAND_WIDTH-1:0] dbus_dat_i;
output [OPTION_OPERAND_WIDTH-1:0] dbus_adr_o;
output [OPTION_OPERAND_WIDTH-1:0] dbus_dat_o;
output dbus_req_o;
output [3:0] dbus_bsel_o;
output dbus_we_o;
// Interrupts
input [31:0] irq_i;
// Debug interface
input [15:0] du_addr_i;
input du_stb_i;
input [OPTION_OPERAND_WIDTH-1:0] du_dat_i;
input du_we_i;
output [OPTION_OPERAND_WIDTH-1:0] du_dat_o;
output du_ack_o;
// Stall control from debug interface
input du_stall_i;
output du_stall_o;
// SPR accesses to external units (cache, mmu, etc.)
output [15:0] spr_bus_addr_o;
output spr_bus_we_o;
output spr_bus_stb_o;
output [OPTION_OPERAND_WIDTH-1:0] spr_bus_dat_o;
input [OPTION_OPERAND_WIDTH-1:0] spr_bus_dat_dc_i;
input spr_bus_ack_dc_i;
input [OPTION_OPERAND_WIDTH-1:0] spr_bus_dat_ic_i;
input spr_bus_ack_ic_i;
input [OPTION_OPERAND_WIDTH-1:0] spr_bus_dat_dmmu_i;
input spr_bus_ack_dmmu_i;
input [OPTION_OPERAND_WIDTH-1:0] spr_bus_dat_immu_i;
input spr_bus_ack_immu_i;
input [OPTION_OPERAND_WIDTH-1:0] spr_bus_dat_mac_i;
input spr_bus_ack_mac_i;
input [OPTION_OPERAND_WIDTH-1:0] spr_bus_dat_pmu_i;
input spr_bus_ack_pmu_i;
input [OPTION_OPERAND_WIDTH-1:0] spr_bus_dat_pcu_i;
input spr_bus_ack_pcu_i;
input [OPTION_OPERAND_WIDTH-1:0] spr_bus_dat_fpu_i;
input spr_bus_ack_fpu_i;
output [15:0] spr_sr_o;
wire [OPTION_OPERAND_WIDTH-1:0] pc_fetch_to_decode;
wire [`OR1K_INSN_WIDTH-1:0] insn_fetch_to_decode;
wire [OPTION_OPERAND_WIDTH-1:0] pc_decode_to_execute;
wire [OPTION_OPERAND_WIDTH-1:0] pc_execute_to_ctrl;
/*AUTOWIRE*/
// Beginning of automatic wires (for undeclared instantiated-module outputs)
wire [OPTION_OPERAND_WIDTH-1:0] alu_result_o;// From mor1kx_execute_alu of mor1kx_execute_alu.v
wire alu_valid_o; // From mor1kx_execute_alu of mor1kx_execute_alu.v
wire ctrl_branch_occur_o; // From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
wire [OPTION_OPERAND_WIDTH-1:0] ctrl_branch_target_o;// From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
wire ctrl_mfspr_we_o; // From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
wire decode_except_ibus_err_o;// From mor1kx_fetch_espresso of mor1kx_fetch_espresso.v
wire decode_valid_o; // From mor1kx_decode of mor1kx_decode.v
wire du_restart_o; // From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
wire [OPTION_OPERAND_WIDTH-1:0] du_restart_pc_o;// From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
wire exception_taken_o; // From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
wire execute_except_ibus_err_o;// From mor1kx_decode of mor1kx_decode.v
wire execute_except_illegal_o;// From mor1kx_decode of mor1kx_decode.v
wire execute_except_syscall_o;// From mor1kx_decode of mor1kx_decode.v
wire execute_except_trap_o; // From mor1kx_decode of mor1kx_decode.v
wire execute_waiting_o; // From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
wire fetch_advancing_o; // From mor1kx_fetch_espresso of mor1kx_fetch_espresso.v
wire [OPTION_RF_ADDR_WIDTH-1:0] fetch_rfa_adr_o;// From mor1kx_fetch_espresso of mor1kx_fetch_espresso.v
wire [OPTION_RF_ADDR_WIDTH-1:0] fetch_rfb_adr_o;// From mor1kx_fetch_espresso of mor1kx_fetch_espresso.v
wire fetch_take_exception_branch_o;// From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
wire flag_clear_o; // From mor1kx_execute_alu of mor1kx_execute_alu.v
wire flag_set_o; // From mor1kx_execute_alu of mor1kx_execute_alu.v
wire [`OR1K_IMM_WIDTH-1:0] imm16_o; // From mor1kx_decode of mor1kx_decode.v
wire [9:0] immjbr_upper_o; // From mor1kx_decode of mor1kx_decode.v
wire lsu_except_align_o; // From mor1kx_lsu_espresso of mor1kx_lsu_espresso.v
wire lsu_except_dbus_o; // From mor1kx_lsu_espresso of mor1kx_lsu_espresso.v
wire [OPTION_OPERAND_WIDTH-1:0] lsu_result_o;// From mor1kx_lsu_espresso of mor1kx_lsu_espresso.v
wire lsu_valid_o; // From mor1kx_lsu_espresso of mor1kx_lsu_espresso.v
wire [OPTION_OPERAND_WIDTH-1:0] mfspr_dat_o; // From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
wire next_fetch_done_o; // From mor1kx_fetch_espresso of mor1kx_fetch_espresso.v
wire op_alu_o; // From mor1kx_decode of mor1kx_decode.v
wire op_jal_o; // From mor1kx_decode of mor1kx_decode.v
wire op_jbr_o; // From mor1kx_decode of mor1kx_decode.v
wire op_jr_o; // From mor1kx_decode of mor1kx_decode.v
wire op_lsu_load_o; // From mor1kx_decode of mor1kx_decode.v
wire op_lsu_store_o; // From mor1kx_decode of mor1kx_decode.v
wire op_mfspr_o; // From mor1kx_decode of mor1kx_decode.v
wire [`OR1K_ALU_OPC_WIDTH-1:0] opc_alu_o; // From mor1kx_decode of mor1kx_decode.v
wire [`OR1K_ALU_OPC_WIDTH-1:0] opc_alu_secondary_o;// From mor1kx_decode of mor1kx_decode.v
wire [`OR1K_OPCODE_WIDTH-1:0] opc_insn_o; // From mor1kx_decode of mor1kx_decode.v
wire padv_decode_o; // From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
wire padv_execute_o; // From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
wire padv_fetch_o; // From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
wire [OPTION_OPERAND_WIDTH-1:0] pc_fetch_next_o;// From mor1kx_fetch_espresso of mor1kx_fetch_espresso.v
wire [OPTION_OPERAND_WIDTH-1:0] pc_fetch_o; // From mor1kx_fetch_espresso of mor1kx_fetch_espresso.v
wire pipeline_flush_o; // From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
wire [OPTION_OPERAND_WIDTH-1:0] rf_result_o; // From mor1kx_wb_mux_espresso of mor1kx_wb_mux_espresso.v
wire rf_wb_o; // From mor1kx_decode of mor1kx_decode.v
wire rf_we_o; // From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
wire [OPTION_RF_ADDR_WIDTH-1:0] rfa_adr_o; // From mor1kx_decode of mor1kx_decode.v
wire [OPTION_OPERAND_WIDTH-1:0] rfa_o; // From mor1kx_rf_espresso of mor1kx_rf_espresso.v
wire [OPTION_RF_ADDR_WIDTH-1:0] rfb_adr_o; // From mor1kx_decode of mor1kx_decode.v
wire [OPTION_OPERAND_WIDTH-1:0] rfb_o; // From mor1kx_rf_espresso of mor1kx_rf_espresso.v
wire [OPTION_RF_ADDR_WIDTH-1:0] rfd_adr_o; // From mor1kx_decode of mor1kx_decode.v
wire [OPTION_OPERAND_WIDTH-1:0] spr_npc_o; // From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
wire [OPTION_OPERAND_WIDTH-1:0] spr_ppc_o; // From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
wire stepping_o; // From mor1kx_ctrl_espresso of mor1kx_ctrl_espresso.v
// End of automatics
/* mor1kx_fetch_espresso AUTO_TEMPLATE (
.padv_i (padv_fetch_o),
.branch_occur_i (ctrl_branch_occur_o),
.branch_dest_i (ctrl_branch_target_o),
.pipeline_flush_i (pipeline_flush_o),
.pc_decode_o (pc_fetch_to_decode),
.decode_insn_o (insn_fetch_to_decode),
.du_restart_pc_i (du_restart_pc_o),
.du_restart_i (du_restart_o),
.fetch_take_exception_branch_i (fetch_take_exception_branch_o),
.execute_waiting_i (execute_waiting_o),
.stepping_i (stepping_o),
); */
mor1kx_fetch_espresso
#(
.OPTION_OPERAND_WIDTH(OPTION_OPERAND_WIDTH),
.OPTION_RF_ADDR_WIDTH(OPTION_RF_ADDR_WIDTH),
.OPTION_RESET_PC(OPTION_RESET_PC)
)
mor1kx_fetch_espresso
(/*AUTOINST*/
// Outputs
.ibus_adr_o (ibus_adr_o[OPTION_OPERAND_WIDTH-1:0]),
.ibus_req_o (ibus_req_o),
.decode_insn_o (insn_fetch_to_decode), // Templated
.next_fetch_done_o (next_fetch_done_o),
.fetch_rfa_adr_o (fetch_rfa_adr_o[OPTION_RF_ADDR_WIDTH-1:0]),
.fetch_rfb_adr_o (fetch_rfb_adr_o[OPTION_RF_ADDR_WIDTH-1:0]),
.pc_fetch_o (pc_fetch_o[OPTION_OPERAND_WIDTH-1:0]),
.pc_fetch_next_o (pc_fetch_next_o[OPTION_OPERAND_WIDTH-1:0]),
.decode_except_ibus_err_o (decode_except_ibus_err_o),
.fetch_advancing_o (fetch_advancing_o),
// Inputs
.clk (clk),
.rst (rst),
.ibus_err_i (ibus_err_i),
.ibus_ack_i (ibus_ack_i),
.ibus_dat_i (ibus_dat_i[`OR1K_INSN_WIDTH-1:0]),
.padv_i (padv_fetch_o), // Templated
.branch_occur_i (ctrl_branch_occur_o), // Templated
.branch_dest_i (ctrl_branch_target_o), // Templated
.du_restart_i (du_restart_o), // Templated
.du_restart_pc_i (du_restart_pc_o), // Templated
.fetch_take_exception_branch_i (fetch_take_exception_branch_o), // Templated
.execute_waiting_i (execute_waiting_o), // Templated
.du_stall_i (du_stall_i),
.stepping_i (stepping_o)); // Templated
/* mor1kx_decode AUTO_TEMPLATE (
.padv_i (padv_decode_o),
.decode_insn_i (insn_fetch_to_decode),
.decode_except_ibus_err_i (decode_except_ibus_err_o),
.pipeline_flush_i (pipeline_flush_o),
.pc_execute_o (),
.pc_decode_i (),
); */
mor1kx_decode
#(
.OPTION_OPERAND_WIDTH(OPTION_OPERAND_WIDTH),
.OPTION_RESET_PC(OPTION_RESET_PC),
.OPTION_RF_ADDR_WIDTH(OPTION_RF_ADDR_WIDTH),
.FEATURE_SYSCALL(FEATURE_SYSCALL),
.FEATURE_TRAP(FEATURE_TRAP),
.FEATURE_RANGE(FEATURE_RANGE),
.FEATURE_MAC(FEATURE_MAC),
.FEATURE_MULTIPLIER(FEATURE_MULTIPLIER),
.FEATURE_DIVIDER(FEATURE_DIVIDER),
.FEATURE_ADDC(FEATURE_ADDC),
.FEATURE_SRA(FEATURE_SRA),
.FEATURE_ROR(FEATURE_ROR),
.FEATURE_EXT(FEATURE_EXT),
.FEATURE_CMOV(FEATURE_CMOV),
.FEATURE_FFL1(FEATURE_FFL1),
.FEATURE_CUST1(FEATURE_CUST1),
.FEATURE_CUST2(FEATURE_CUST2),
.FEATURE_CUST3(FEATURE_CUST3),
.FEATURE_CUST4(FEATURE_CUST4),
.FEATURE_CUST5(FEATURE_CUST5),
.FEATURE_CUST6(FEATURE_CUST6),
.FEATURE_CUST7(FEATURE_CUST7),
.FEATURE_CUST8(FEATURE_CUST8),
.REGISTERED_DECODE("!ENABLED")
)
mor1kx_decode
(/*AUTOINST*/
// Outputs
.opc_alu_o (opc_alu_o[`OR1K_ALU_OPC_WIDTH-1:0]),
.opc_alu_secondary_o (opc_alu_secondary_o[`OR1K_ALU_OPC_WIDTH-1:0]),
.imm16_o (imm16_o[`OR1K_IMM_WIDTH-1:0]),
.immjbr_upper_o (immjbr_upper_o[9:0]),
.rfd_adr_o (rfd_adr_o[OPTION_RF_ADDR_WIDTH-1:0]),
.rfa_adr_o (rfa_adr_o[OPTION_RF_ADDR_WIDTH-1:0]),
.rfb_adr_o (rfb_adr_o[OPTION_RF_ADDR_WIDTH-1:0]),
.rf_wb_o (rf_wb_o),
.op_jbr_o (op_jbr_o),
.op_jr_o (op_jr_o),
.op_jal_o (op_jal_o),
.op_alu_o (op_alu_o),
.op_lsu_load_o (op_lsu_load_o),
.op_lsu_store_o (op_lsu_store_o),
.op_mfspr_o (op_mfspr_o),
.execute_except_ibus_err_o (execute_except_ibus_err_o),
.execute_except_illegal_o (execute_except_illegal_o),
.execute_except_syscall_o (execute_except_syscall_o),
.execute_except_trap_o (execute_except_trap_o),
.pc_execute_o (), // Templated
.decode_valid_o (decode_valid_o),
.opc_insn_o (opc_insn_o[`OR1K_OPCODE_WIDTH-1:0]),
// Inputs
.clk (clk),
.rst (rst),
.padv_i (padv_decode_o), // Templated
.pc_decode_i (), // Templated
.decode_insn_i (insn_fetch_to_decode), // Templated
.pipeline_flush_i (pipeline_flush_o), // Templated
.decode_except_ibus_err_i (decode_except_ibus_err_o)); // Templated
/* mor1kx_execute_alu AUTO_TEMPLATE (
.padv_i (padv_execute_o),
.opc_alu_i (opc_alu_o),
.opc_alu_secondary_i (opc_alu_secondary_o),
.imm16_i (imm16_o),
.opc_insn_i (opc_insn_o),
.decode_valid_i (decode_valid_o),
.op_jbr_i (op_jbr_o),
.op_jr_i (op_jr_o),
.immjbr_upper_i (immjbr_upper_o),
.pc_execute_i (spr_ppc_o),
.rfa_i (rfa_o),
.rfb_i (rfb_o),
); */
mor1kx_execute_alu
#(
.OPTION_OPERAND_WIDTH(OPTION_OPERAND_WIDTH),
.FEATURE_MULTIPLIER(FEATURE_MULTIPLIER),
.FEATURE_DIVIDER(FEATURE_DIVIDER),
.FEATURE_ADDC(FEATURE_ADDC),
.FEATURE_SRA(FEATURE_SRA),
.FEATURE_ROR(FEATURE_ROR),
.FEATURE_EXT(FEATURE_EXT),
.FEATURE_CMOV(FEATURE_CMOV),
.FEATURE_FFL1(FEATURE_FFL1),
.FEATURE_CUST1(FEATURE_CUST1),
.FEATURE_CUST2(FEATURE_CUST2),
.FEATURE_CUST3(FEATURE_CUST3),
.FEATURE_CUST4(FEATURE_CUST4),
.FEATURE_CUST5(FEATURE_CUST5),
.FEATURE_CUST6(FEATURE_CUST6),
.FEATURE_CUST7(FEATURE_CUST7),
.FEATURE_CUST8(FEATURE_CUST8),
.OPTION_SHIFTER(OPTION_SHIFTER)
)
mor1kx_execute_alu
(/*AUTOINST*/
// Outputs
.flag_set_o (flag_set_o),
.flag_clear_o (flag_clear_o),
.alu_result_o (alu_result_o[OPTION_OPERAND_WIDTH-1:0]),
.alu_valid_o (alu_valid_o),
// Inputs
.clk (clk),
.rst (rst),
.padv_i (padv_execute_o), // Templated
.opc_alu_i (opc_alu_o), // Templated
.opc_alu_secondary_i (opc_alu_secondary_o), // Templated
.imm16_i (imm16_o), // Templated
.opc_insn_i (opc_insn_o), // Templated
.decode_valid_i (decode_valid_o), // Templated
.op_jbr_i (op_jbr_o), // Templated
.op_jr_i (op_jr_o), // Templated
.immjbr_upper_i (immjbr_upper_o), // Templated
.pc_execute_i (spr_ppc_o), // Templated
.rfa_i (rfa_o), // Templated
.rfb_i (rfb_o)); // Templated
/* mor1kx_lsu_espresso AUTO_TEMPLATE (
.padv_fetch_i (padv_fetch_o),
.alu_result_i (alu_result_o),
.rfb_i (rfb_o),
.opc_insn_i (opc_insn_o),
.op_lsu_load_i (op_lsu_load_o),
.op_lsu_store_i (op_lsu_store_o),
.exception_taken_i (exception_taken_o),
.du_restart_i (du_restart_o),
.stepping_i (stepping_o),
.next_fetch_done_i (next_fetch_done_o),
); */
mor1kx_lsu_espresso
#(
.OPTION_OPERAND_WIDTH(OPTION_OPERAND_WIDTH)
)
mor1kx_lsu_espresso
(/*AUTOINST*/
// Outputs
.lsu_result_o (lsu_result_o[OPTION_OPERAND_WIDTH-1:0]),
.lsu_valid_o (lsu_valid_o),
.lsu_except_dbus_o (lsu_except_dbus_o),
.lsu_except_align_o (lsu_except_align_o),
.dbus_adr_o (dbus_adr_o[OPTION_OPERAND_WIDTH-1:0]),
.dbus_req_o (dbus_req_o),
.dbus_dat_o (dbus_dat_o[OPTION_OPERAND_WIDTH-1:0]),
.dbus_bsel_o (dbus_bsel_o[3:0]),
.dbus_we_o (dbus_we_o),
// Inputs
.clk (clk),
.rst (rst),
.padv_fetch_i (padv_fetch_o), // Templated
.alu_result_i (alu_result_o), // Templated
.rfb_i (rfb_o), // Templated
.opc_insn_i (opc_insn_o), // Templated
.op_lsu_load_i (op_lsu_load_o), // Templated
.op_lsu_store_i (op_lsu_store_o), // Templated
.exception_taken_i (exception_taken_o), // Templated
.du_restart_i (du_restart_o), // Templated
.stepping_i (stepping_o), // Templated
.next_fetch_done_i (next_fetch_done_o), // Templated
.dbus_err_i (dbus_err_i),
.dbus_ack_i (dbus_ack_i),
.dbus_dat_i (dbus_dat_i[OPTION_OPERAND_WIDTH-1:0]));
/* mor1kx_wb_mux_espresso AUTO_TEMPLATE (
.alu_result_i (alu_result_o),
.lsu_result_i (lsu_result_o),
.spr_i (mfspr_dat_o),
.op_jal_i (op_jal_o),
.op_lsu_load_i (op_lsu_load_o),
.ppc_i (spr_ppc_o),
.op_mfspr_i (op_mfspr_o),
.pc_fetch_next_i (pc_fetch_next_o),
); */
mor1kx_wb_mux_espresso
#(
.OPTION_OPERAND_WIDTH(OPTION_OPERAND_WIDTH)
)
mor1kx_wb_mux_espresso
(/*AUTOINST*/
// Outputs
.rf_result_o (rf_result_o[OPTION_OPERAND_WIDTH-1:0]),
// Inputs
.clk (clk),
.rst (rst),
.alu_result_i (alu_result_o), // Templated
.lsu_result_i (lsu_result_o), // Templated
.ppc_i (spr_ppc_o), // Templated
.pc_fetch_next_i (pc_fetch_next_o), // Templated
.spr_i (mfspr_dat_o), // Templated
.op_jal_i (op_jal_o), // Templated
.op_lsu_load_i (op_lsu_load_o), // Templated
.op_mfspr_i (op_mfspr_o)); // Templated
/* mor1kx_rf_espresso AUTO_TEMPLATE (
.rf_we_i (rf_we_o),
.rf_re_i (fetch_advancing_o),
.rfd_adr_i (rfd_adr_o),
.rfa_adr_i (fetch_rfa_adr_o),
.rfb_adr_i (fetch_rfb_adr_o),
.result_i (rf_result_o),
); */
mor1kx_rf_espresso
#(
.OPTION_OPERAND_WIDTH(OPTION_OPERAND_WIDTH),
.OPTION_RF_ADDR_WIDTH(OPTION_RF_ADDR_WIDTH),
.OPTION_RF_WORDS(OPTION_RF_WORDS)
)
mor1kx_rf_espresso
(/*AUTOINST*/
// Outputs
.rfa_o (rfa_o[OPTION_OPERAND_WIDTH-1:0]),
.rfb_o (rfb_o[OPTION_OPERAND_WIDTH-1:0]),
// Inputs
.clk (clk),
.rst (rst),
.rfd_adr_i (rfd_adr_o), // Templated
.rfa_adr_i (fetch_rfa_adr_o), // Templated
.rfb_adr_i (fetch_rfb_adr_o), // Templated
.rf_we_i (rf_we_o), // Templated
.rf_re_i (fetch_advancing_o), // Templated
.result_i (rf_result_o)); // Templated
/* Debug signals required for the debug monitor */
function [OPTION_OPERAND_WIDTH-1:0] get_gpr;
// verilator public
input [4:0] gpr_num;
begin
get_gpr = mor1kx_rf_espresso.rfa.ram[gpr_num];
end
endfunction //
function set_gpr;
// verilator public
input [4:0] gpr_num;
input [OPTION_OPERAND_WIDTH-1:0] gpr_value;
begin
mor1kx_rf_espresso.rfa.ram[gpr_num] = gpr_value;
end
endfunction
/* mor1kx_ctrl_espresso AUTO_TEMPLATE (
.ctrl_alu_result_i (alu_result_o),
.ctrl_rfb_i (rfb_o),
.ctrl_flag_set_i (flag_set_o),
.ctrl_flag_clear_i (flag_clear_o),
.pc_ctrl_i (),
.pc_fetch_i (pc_fetch_o),
.ctrl_opc_insn_i (opc_insn_o),
.ctrl_branch_target_i (ctrl_branch_target_o),
.op_alu_i (op_alu_o),
.op_lsu_load_i (op_lsu_load_o),
.op_lsu_store_i (op_lsu_store_o),
.alu_valid_i (alu_valid_o),
.lsu_valid_i (lsu_valid_o),
.op_jr_i (op_jr_o),
.op_jbr_i (op_jbr_o),
.except_ibus_err_i (execute_except_ibus_err_o),
.except_illegal_i (execute_except_illegal_o),
.except_syscall_i (execute_except_syscall_o),
.except_dbus_i (lsu_except_dbus_o),
.except_trap_i (execute_except_trap_o),
.except_align_i (lsu_except_align_o),
.next_fetch_done_i (next_fetch_done_o),
.execute_valid_i (execute_valid_o),
.execute_waiting_i (execute_waiting_o),
.fetch_branch_taken_i (fetch_branch_taken_o),
.rf_wb_i (rf_wb_o),
.fetch_advancing_i (fetch_advancing_o),
); */
mor1kx_ctrl_espresso
#(
.OPTION_OPERAND_WIDTH(OPTION_OPERAND_WIDTH),
.OPTION_RESET_PC(OPTION_RESET_PC),
.FEATURE_PIC(FEATURE_PIC),
.FEATURE_TIMER(FEATURE_TIMER),
.OPTION_PIC_TRIGGER(OPTION_PIC_TRIGGER),
.FEATURE_DSX(FEATURE_DSX),
.FEATURE_FASTCONTEXTS(FEATURE_FASTCONTEXTS),
.FEATURE_OVERFLOW(FEATURE_OVERFLOW),
.FEATURE_DATACACHE(FEATURE_DATACACHE),
.OPTION_DCACHE_BLOCK_WIDTH(OPTION_DCACHE_BLOCK_WIDTH),
.OPTION_DCACHE_SET_WIDTH(OPTION_DCACHE_SET_WIDTH),
.OPTION_DCACHE_WAYS(OPTION_DCACHE_WAYS),
.FEATURE_DMMU(FEATURE_DMMU),
.FEATURE_INSTRUCTIONCACHE(FEATURE_INSTRUCTIONCACHE),
.OPTION_ICACHE_BLOCK_WIDTH(OPTION_ICACHE_BLOCK_WIDTH),
.OPTION_ICACHE_SET_WIDTH(OPTION_ICACHE_SET_WIDTH),
.OPTION_ICACHE_WAYS(OPTION_ICACHE_WAYS),
.FEATURE_IMMU(FEATURE_IMMU),
.FEATURE_DEBUGUNIT(FEATURE_DEBUGUNIT),
.FEATURE_PERFCOUNTERS(FEATURE_PERFCOUNTERS),
.FEATURE_MAC(FEATURE_MAC),
.FEATURE_SYSCALL(FEATURE_SYSCALL),
.FEATURE_TRAP(FEATURE_TRAP),
.FEATURE_RANGE(FEATURE_RANGE)
)
mor1kx_ctrl_espresso
(/*AUTOINST*/
// Outputs
.spr_npc_o (spr_npc_o[OPTION_OPERAND_WIDTH-1:0]),
.spr_ppc_o (spr_ppc_o[OPTION_OPERAND_WIDTH-1:0]),
.mfspr_dat_o (mfspr_dat_o[OPTION_OPERAND_WIDTH-1:0]),
.ctrl_mfspr_we_o (ctrl_mfspr_we_o),
.pipeline_flush_o (pipeline_flush_o),
.padv_fetch_o (padv_fetch_o),
.padv_decode_o (padv_decode_o),
.padv_execute_o (padv_execute_o),
.fetch_take_exception_branch_o (fetch_take_exception_branch_o),
.exception_taken_o (exception_taken_o),
.execute_waiting_o (execute_waiting_o),
.stepping_o (stepping_o),
.du_dat_o (du_dat_o[OPTION_OPERAND_WIDTH-1:0]),
.du_ack_o (du_ack_o),
.du_stall_o (du_stall_o),
.du_restart_pc_o (du_restart_pc_o[OPTION_OPERAND_WIDTH-1:0]),
.du_restart_o (du_restart_o),
.spr_bus_addr_o (spr_bus_addr_o[15:0]),
.spr_bus_we_o (spr_bus_we_o),
.spr_bus_stb_o (spr_bus_stb_o),
.spr_bus_dat_o (spr_bus_dat_o[OPTION_OPERAND_WIDTH-1:0]),
.spr_sr_o (spr_sr_o[15:0]),
.ctrl_branch_target_o (ctrl_branch_target_o[OPTION_OPERAND_WIDTH-1:0]),
.ctrl_branch_occur_o (ctrl_branch_occur_o),
.rf_we_o (rf_we_o),
// Inputs
.clk (clk),
.rst (rst),
.ctrl_alu_result_i (alu_result_o), // Templated
.ctrl_rfb_i (rfb_o), // Templated
.ctrl_flag_set_i (flag_set_o), // Templated
.ctrl_flag_clear_i (flag_clear_o), // Templated
.ctrl_opc_insn_i (opc_insn_o), // Templated
.pc_fetch_i (pc_fetch_o), // Templated
.fetch_advancing_i (fetch_advancing_o), // Templated
.except_ibus_err_i (execute_except_ibus_err_o), // Templated
.except_illegal_i (execute_except_illegal_o), // Templated
.except_syscall_i (execute_except_syscall_o), // Templated
.except_dbus_i (lsu_except_dbus_o), // Templated
.except_trap_i (execute_except_trap_o), // Templated
.except_align_i (lsu_except_align_o), // Templated
.next_fetch_done_i (next_fetch_done_o), // Templated
.alu_valid_i (alu_valid_o), // Templated
.lsu_valid_i (lsu_valid_o), // Templated
.op_alu_i (op_alu_o), // Templated
.op_lsu_load_i (op_lsu_load_o), // Templated
.op_lsu_store_i (op_lsu_store_o), // Templated
.op_jr_i (op_jr_o), // Templated
.op_jbr_i (op_jbr_o), // Templated
.irq_i (irq_i[31:0]),
.du_addr_i (du_addr_i[15:0]),
.du_stb_i (du_stb_i),
.du_dat_i (du_dat_i[OPTION_OPERAND_WIDTH-1:0]),
.du_we_i (du_we_i),
.du_stall_i (du_stall_i),
.spr_bus_dat_dc_i (spr_bus_dat_dc_i[OPTION_OPERAND_WIDTH-1:0]),
.spr_bus_ack_dc_i (spr_bus_ack_dc_i),
.spr_bus_dat_ic_i (spr_bus_dat_ic_i[OPTION_OPERAND_WIDTH-1:0]),
.spr_bus_ack_ic_i (spr_bus_ack_ic_i),
.spr_bus_dat_dmmu_i (spr_bus_dat_dmmu_i[OPTION_OPERAND_WIDTH-1:0]),
.spr_bus_ack_dmmu_i (spr_bus_ack_dmmu_i),
.spr_bus_dat_immu_i (spr_bus_dat_immu_i[OPTION_OPERAND_WIDTH-1:0]),
.spr_bus_ack_immu_i (spr_bus_ack_immu_i),
.spr_bus_dat_mac_i (spr_bus_dat_mac_i[OPTION_OPERAND_WIDTH-1:0]),
.spr_bus_ack_mac_i (spr_bus_ack_mac_i),
.spr_bus_dat_pmu_i (spr_bus_dat_pmu_i[OPTION_OPERAND_WIDTH-1:0]),
.spr_bus_ack_pmu_i (spr_bus_ack_pmu_i),
.spr_bus_dat_pcu_i (spr_bus_dat_pcu_i[OPTION_OPERAND_WIDTH-1:0]),
.spr_bus_ack_pcu_i (spr_bus_ack_pcu_i),
.spr_bus_dat_fpu_i (spr_bus_dat_fpu_i[OPTION_OPERAND_WIDTH-1:0]),
.spr_bus_ack_fpu_i (spr_bus_ack_fpu_i),
.rf_wb_i (rf_wb_o)); // Templated
endmodule // mor1kx_cpu_espresso