

1. Description


1.1. Project

Project Name	pinout
Generated with:	MicroXplorer V2.1
Date	10/14/2012

1.2. MCU

MCU family	STM32
MCU name	STM32F407V(E-G)Tx
MCU Package	LQFP100
MCU Pin number	100

2. Pinout Configuration



3. Peripherals Configuration

Peripheral	Mode	Remap	Fonction	Pin
USART1	Asynchronous	1	USART1_RX	PB7
			USART1_TX	PB6
CAN1	CAN	1	CAN1_RX	PD0
			CAN1_TX	PD1
RMII	RMII	0	RMII_CRS_DV	PA7
			RMII_MDC	PC1
			RMII_MDIO	PA2
			RMII_REF_CLK	PA1
			RMII_RXD0	PC4
			RMII_RXD1	PC5
			RMII_TX_EN	PB11
			RMII_TXD0	PB12
			RMII_TXD1	PB13
OTG_FS	OTG_Dual-Role-Device(InternalPHY)	0	OTG_FS_DM	PA11
			OTG_FS_DP	PA12
			OTG_FS_ID	PA10
			OTG_FS_VBUS	PA9
SYS	JTAG(5-pin)	0	SYS_JTCK-SWCLK	PA14
			SYS_JTDI	PA15
			SYS_JTDO-SWO	PB3
			SYS_JTMS-SWDIO	PA13
			SYS_JTRST	PB4
	SYS-OSC	0	SYS_OSC_IN	PH0-OSC_IN
			SYS_OSC_OUT	PH1-OSC_OUT

4. Pins configuration

Pins	Pos	Functions
PH0-OSC_IN	12	SYS_OSC_IN
PH1-OSC_OUT	13	SYS_OSC_OUT
PC1	16	RMII_MDC
PA1	24	RMII_REF_CLK
PA2	25	RMII_MDIO
PA7	32	RMII_CRS_DV
PC4	33	RMII_RXD0
PC5	34	RMII_RXD1
PB11	48	RMII_TX_EN
PB12	51	RMII_TXD0
PB13	52	RMII_TXD1
PA9	68	OTG_FS_VBUS
PA10	69	OTG_FS_ID
PA11	70	OTG_FS_DM
PA12	71	OTG_FS_DP
PA13	72	SYS_JTMS-SWDIO
PA14	76	SYS_JTCK-SWCLK
PA15	77	SYS_JTDI
PD0	81	CAN1_RX
PD1	82	CAN1_TX
PB3	89	SYS_JTDO-SWO
PB4	90	SYS_JTRST
PB6	92	USART1_TX
PB7	93	USART1_RX