Skip to content

Commit

Permalink
Tests: Increase programming timeout
Browse files Browse the repository at this point in the history
To program the FPGA we need to start Vivado, which can take longer than
one minute to start under high storage load. Increase timeout to prevent
intermittent test failures.
  • Loading branch information
imphil committed Apr 12, 2017
1 parent 0f094dc commit 8186096
Showing 1 changed file with 1 addition and 1 deletion.
2 changes: 1 addition & 1 deletion test/systemtest/test_tutorial.py
Original file line number Diff line number Diff line change
Expand Up @@ -312,7 +312,7 @@ def test_tutorial7(self, tmpdir, localconf, baremetal_apps_hello):
cmd_pgm = ['optimsoc-pgm-fpga', bitstream, 'xc7a100t_0']
p_pgm = util.Process(cmd_pgm, logdir=str(tmpdir), cwd=str(tmpdir))
p_pgm.run()
p_pgm.proc.wait(timeout=60)
p_pgm.proc.wait(timeout=300)
assert p_pgm.proc.returncode == 0

time.sleep(2)
Expand Down

0 comments on commit 8186096

Please sign in to comment.