LogiCORETM 10-Gigabit Ethernet MAC v8.0

User Guide

UG148 July 13, 2006





Xilinx is disclosing this Specification to you solely for use in the development of designs to operate on Xilinx FPGAs. Except as stated herein, none of the Specification may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Any unauthorized use of this Specification may violate copyright laws, trademark laws, the laws of privacy and publicity, and communications regulations and statutes.

Xilinx does not assume any liability arising out of the application or use of the Specification; nor does Xilinx convey any license under its patents, copyrights, or any rights of others. You are responsible for obtaining any rights you may require for your use or implementation of the Specification. Xilinx reserves the right to make changes, at any time, to the Specification as deemed desirable in the sole discretion of Xilinx. Xilinx assumes no obligation to correct any errors contained herein or to advise you of any correction if such be made. Xilinx will not assume any liability for the accuracy or correctness of any engineering or technical support or assistance provided to you in connection with the Specification.

THE SPECIFICATION IS PROVIDED "AS IS" WITH ALL FAULTS, AND THE ENTIRE RISK AS TO ITS FUNCTION AND IMPLEMENTATION IS WITH YOU. YOU ACKNOWLEDGE AND AGREE THAT YOU HAVE NOT RELIED ON ANY ORAL OR WRITTEN INFORMATION OR ADVICE, WHETHER GIVEN BY XILINX, OR ITS AGENTS OR EMPLOYEES. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE SPECIFICATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND NONINFRINGEMENT OF THIRD-PARTY RIGHTS

IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOST DATA AND LOST PROFITS, ARISING FROM OR RELATING TO YOUR USE OF THE SPECIFICATION, EVEN IF YOU HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. THE TOTAL CUMULATIVE LIABILITY OF XILINX IN CONNECTION WITH YOUR USE OF THE SPECIFICATION, WHETHER IN CONTRACT OR TORT OR OTHERWISE, WILL IN NO EVENT EXCEED THE AMOUNT OF FEES PAID BY YOU TO XILINX HEREUNDER FOR USE OF THE SPECIFICATION. YOU ACKNOWLEDGE THAT THE FEES, IF ANY, REFLECT THE ALLOCATION OF RISK SET FORTH IN THIS AGREEMENT AND THAT XILINX WOULD NOT MAKE AVAILABLE THE SPECIFICATION TO YOU WITHOUT THESE LIMITATIONS OF LIABILITY.

The Specification is not designed or intended for use in the development of on-line control equipment in hazardous environments requiring fail-safe controls, such as in the operation of nuclear facilities, aircraft navigation or communications systems, air traffic control, life support, or weapons systems ("High-Risk Applications"). Xilinx specifically disclaims any express or implied warranties of fitness for such High-Risk Applications. You represent that use of the Specification in such High-Risk Applications is fully at your risk.

© 2006 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

10-Gigabit Ethernet MAC v8.0 User Guide UG148 July 13, 2006

The following table shows the revision history for this document..

	Version	Revision
09/30/04	1.0	Initial Xilinx release.
04/28/05	1.1	Update to v6.0 of core, support for Virtex-4, update to Xilinx tools 7.1i.
01/18/06	1.2	Update to v7.0 of core, Xilinx tools 8.1i, licensing chapter, and release date.
7/13/06	1.3	Update to Xilinx tools 8.2i, core version 8.0.

Table of Contents

Schedule of Figures	7
Schedule of Tables	9
Preface: About This Guide	
Guide Contents	11
Additional Resources	12
Product Page	
Ethernet Specifications	
Technology Information	
Conventions	
TypographicalOnline Document	
Chapter 1: Introduction	
About the Core	
Recommended Design Experience	15
Additional Core Resources	
Technical Support	16
Feedback	
10-Gigabit Ethernet MAC Core	
Document	16
Chapter 2: Installing and Licensing the Core	
System Requirements	17
Before you Begin	17
Installing the Core	
Using the CORE Generator Software Update Installer	
Manually	
Verifying your Installation	19
License Options	20
Simulation Only	
Full System Hardware Evaluation	
Full	
Obtaining Your License	20
Installing Your License File	21
Chapter 3: Core Architecture	
System Overview	23
Functional Description	24
Core Interfaces and Modules	26



	Client-side Interface - Transmit	
	Flow Control Interface - Receive	
	22-bit XGMII PHY Interface or 64-bit SDR PHY Interface	
	Management Interface	
	Configuration and Status Signals	
	MDIO Interface	
S	Statistic Vectors	29
(Clocking and Reset Signals and Module	29
Chapter 6	4: Customizing and Generating Core	
_		24
	Interface	
	Component Name	
	Statistics Gathering	
	Management Interface	
	Physical Interface	
	• •	
	neter Values in the XCO File	
Outp	ut Generation	33
Observan	5. Designation with the Oom	
-	5: Designing with the Core	
	ral Design Guidelines	
	Jse the Example Design as a Starting Point	
	Know the Degree of Difficulty	
	Keep It Registered	
	Recognize Timing Critical Signals	
	Jse Supported Design Flows	
1	Make Only Allowed Modifications	36
Chapter	6: Interfacing to the Core: Data Interfaces	
Inter	facing to the Transmit Client-side Interface	37
	Normal Frame Transmission	
T	Fransmission with In-Band FCS Passing	39
A	Aborting a Transmission	40
	Back-to-back Transfers	
	Fransmission of Custom Preamble	
	/LAN Tagged Frames	
	Maximum Permitted Frame Length	
	nter Frame Gap Adjustment	
	facing to the Receive Client-side Interface	
	Normal Frame Reception	
	x_good_frame, rx_bad_frame Timing	
	Frame Reception with Errors	
	Reception with In-band FCS Passing	
	Reception of Custom Preamble	
	/LAN Tagged Frames	
	Maximum Permitted Frame Length	
	ing and Receiving Flow Control Frames	
	Fransmitting a Pause Frame	
ŀ	Receiving a Pause Frame	.DD



The PHY-side Interface External XGMII vs. Internal 64-bit Interfaces	
Chapter 7: Interfacing to the Core: Control Interfaces, Statistic MDIO	s and
The Management Interface	59
Configuration Registers	
Statistics Counters	
MDIO Interface	
The Configuration Vector	72
Statistics Vectors	
Transmit	
Receive	77
Chapter 8: Using Flow Control	
Overview of Flow Control	81
Flow Control Requirement	
Flow Control Basics	
Pause Control Frames	82
Flow Control Operation of the 10-Gigabit MAC	83
Transmitting a PAUSE Control Frame	
Receiving a Pause Control Frame	
Flow Control Implementation Example	85
Chapter 9: Constraining the Core	
Device, Package, and Speedgrade Selection	87
Clock Frequencies, Clock Management, and Placement	87
XGMII Constraints	
Flow-control Constraints	
Management Constraints	
Configuration Registers	
Statistic Counters	
MDIO Interface	
Reset Paths	94
I/O Constraints	94
Other Constraints	
Chapter 10: Special Design Considerations	
Clocking	
External 32-bit DDR XGMII Interface: Virtex-II and Virtex-II Pro	
Reducing Global Clock Buffer Utilization in XGMII Interfaces (Virtex-II)	
Reducing Global Clock Buffer Utilization in XGMII Interfaces (Virtex-II Pro) Internal 64-bit SDR Interface	99 100
Reset Circuits	
Multiple Core Instances	
Pin Location Considerations for XGMII Interface	103



Interfacing to the Xilinx XAUI Core	103
Chapter 11: Implementing Your Design	
	105
Synthesis XST: VHDL	
XST: Verilog	
Implementation	
Generating the Xilinx Netlist	
Mapping the Design	106
Placing and Routing the Design	
Static Timing Analysis	
Generating a Bitstream	
Post-implementation Simulation	
Generating a Simulation Model	
Using the Model	
Other Implementation Information	107
Appendix A: Directory Structure	
CORE Generator Directory Structure	109
VHDL Design Flow	
Verilog Design Flow	
Appendix B: Verification and Interoperability	
• • • • • • • • • • • • • • • • • • • •	117
Simulation	
Hardware Testing	117
Appendix C: Calculating the DCM Fixed Phase-shift Val	ue
Requirement for DCM Phase-shifting	
1	
Finding the Ideal Phase-shift Value for your System	119

Schedule of Figures

Chapter 2: Installing and Licensing the Core
Figure 2-1: CORE Generator Window
Chapter 3: Core Architecture
Figure 3-1: Typical Ethernet System Architecture
Figure 3-2: 10-Gigabit Ethernet MAC Core Connected to PHY with XGMII Interface . 2
Figure 3-3: 10-Gigabit Ethernet MAC Core Used with Xilinx XAUI Core
Figure 3-4: Implementation of the 10-Gigabit Ethernet MAC Core
Figure 3-5: Implementation of the Core with User Logic on PHY Interface
Chapter 4: Customizing and Generating Core
Figure 4-1: 10-Gigabit Ethernet MAC Customization Screen
Chapter 5: Designing with the Core Chapter 6: Interfacing to the Core: Data Interfaces
Figure 6-1: Frame Transmission Across Client-side Interface
Figure 6-2: Frame Transmission with Client-supplied FCS
Figure 6-3: Aborting a Frame Transmission 4
Figure 6-4: Back-to-back Frame Transmission, No Back Pressure
Figure 6-5: Back-to-back Frame Transmission with Back Pressure from MAC 4
Figure 6-7: VCMU Frame Transmission of Gustom Preamble
Figure 6-7: XGMII Frame Transmission of Custom Preamble 4 Figure 6-8: Transmission of a VLAN Tagged Frame 4
Figure 6-9: Inter Frame Gap Adjustment
Figure 6-10: Normal Frame Reception Across Client-side Interface
Figure 6-11: Late Arrival of rx_good_frame
Figure 6-12: Frame Reception with Error
Figure 6-13: Frame Reception with In-band FCS Passing
Figure 6-14: Frame Reception with Custom Preamble
Figure 6-15: Non-standard End of Frame due to Custom Preamble Mode
Figure 6-16: Reception of a VLAN Tagged Frame
Figure 6-17: Transmitting a Pause Frame
Figure 6-18: xgmii_txd, xgmii_txc Timing for 64-bit SDR PHY Interface
Figure 6-19: xgmii_txd, xgmii_txc for the 32-bit DDR PHY Interface



Statistics and MDIO
Figure 7-1: Configuration Register Write Timing
Figure 7-2: Configuration Register Read Timing
Figure 7-3: Statistics Register Read Across Management Interface
Figure 7-4: MDIO Access Through the Management Interface
Figure 7-5: Using a SelectIO Tri-state Buffer to Drive MDIO
Figure 7-6: MDIO Set Address Transaction
Figure 7-7: MDIO Write Transaction
Figure 7-8: MDIO Read Transaction. 72
Figure 7-9: MDIO Read-and-increment Transaction
Figure 7-10: Transmitter Statistics Output Timing
Figure 7-11: Receiver Statistics Output Timing
Chapter 8: Using Flow Control
Figure 8-1: The Requirement for Flow Control
Figure 8-2: MAC Control Frame Format
Figure 8-3: Pause Request Timing
Figure 8-4: Flow Control Implementation Triggered from FIFO Occupancy 86
Chapter 9: Constraining the Core
Chapter 10: Special Design Considerations
Figure 10-1: Clock Management in Core with XGMII Interface
Figure 10-2: Using Local Inversion on XGMII Registers (Virtex-II)
Figure 10-3: Clock Management for 64-bit SDR Interface
Figure 10-4: Reset Circuit for a Single Clock/reset Domain
Figure 10-5: Clock Management, Multiple Instances of the Core with XGMII 102
Figure 10-5: Clock Management, Multiple Instances of the Core with XGMII 10. Figure 10-6: 10-Gigabit Ethernet MAC Core Integrated with XAUI Core
Figure 10-6: 10-Gigabit Ethernet MAC Core Integrated with XAUI Core
Figure 10-6: 10-Gigabit Ethernet MAC Core Integrated with XAUI Core
Figure 10-6: 10-Gigabit Ethernet MAC Core Integrated with XAUI Core
Figure 10-6: 10-Gigabit Ethernet MAC Core Integrated with XAUI Core. 10-Gigabit Ethern

Schedule of Tables

Chapter 1:	Introduction	
Chapter 2:	Installing and Licensing the Core	
Chapter 3:	Core Architecture	
Table 3-1:	Client-side Interface Ports - Transmit	26
Table 3-2:	Client-side Interface Ports - Receive	27
<i>Table 3-3:</i>	Flow Control Interface Ports	27
Table 3-4:	PHY Interface Port Descriptions	28
Table 3-5:	Management Interface Port Descriptions	28
Table 3-6:	Configuration Signals	29
Table 3-7:	MDIO Interface Port Descriptions	29
Table 3-8:	Statistic Vector Signals	29
Table 3-9:	Clock, Clock Management, and Reset Ports	30
Chapter 4:	Customizing and Generating Core	
Table 4-1:	XCS File Values and Defaults	33
Chapter 5:	Designing with the Core	
Chapter 6:	Interfacing to the Core: Data Interfaces	
Table 6-1:	Transmit Client-side Interface Port Description	37
	tx_data Lanes	
Table 6-3:	Abbreviations Used in Timing Diagrams	39
Table 6-4:	Client-side Interface Ports: Receive	48
Table 6-5:	rx_data Lanes	48
•	Interfacing to the Core: Control Interfaces, and MDIO	
	Management Interface Port Description	59
	Management Interface Transaction Types	
	Configuration Registers	
	Receiver Configuration Word 0.	
	Receiver Configuration Word 1	
	Transmitter Configuration Word	
	Flow Control Configuration Word	
	Reconciliation Sublayer Configuration Word	
	Management Configuration Word	



<i>Table 7-10:</i>	Statistic Counters	66
<i>Table 7-11:</i>	MDIO Interface Ports	70
<i>Table 7-12:</i>	configuration_vector Bit Definitions	73
<i>Table 7-13:</i>	Transmit Statistics Vector Bit Description	76
Table 7-14.	Receive Statistics Vector Description	78





About This Guide

The 10-Gigabit Ethernet MAC v8.0 User Guide provides information about generating a LogiCORE™ 10-Gigabit Ethernet MAC core, customizing and simulating the core utilizing the provided example design, and running the design files through implementation using the Xilinx tools.

Guide Contents

This guide contains the following chapters:

- Preface, About this Guide introduces the user to the organization and purpose of the design guide, a list of additional resources and the conventions used in this document.
- Chapter 1, "Introduction" introduces the 10-Gigabit Ethernet MAC core describes the core and related information, including recommended design experience, additional resources, technical support, and submitting feedback to Xilinx.
- Chapter 2, "Installing and Licensing the Core" provides instructions for installing and licensing the core, which you must do before using the core in your designs.
- Chapter 3, "Core Architecture" describes the overall architecture of the 10-Gigabit Ethernet MAC core and the major interfaces to the core.
- Chapter 4, "Customizing and Generating Core" provides instructions for generating the core using the Xilinx CORE GeneratorTM.
- Chapter 5, "Designing with the Core" provides a general description of how to use the core in your own design.
- Chapter 6, "Interfacing to the Core: Data Interfaces" describes how to connect to the data interfaces of the core.
- Chapter 7, "Interfacing to the Core: Control Interfaces, Statistics and MDIO" describes the interfaces available for dynamically setting and querying the configuration and status of the core.
- Chapter 8, "Using Flow Control" describes the operation of the flow control logic of the core
- Chapter 9, "Constraining the Core" describes how to constrain a design containing the core, as illustrated by the User Constraints File (UCF) delivered with the core when it is generated.
- Chapter 10, "Special Design Considerations" describes considerations that may apply in specific design cases.
- Chapter 11, "Implementing Your Design" describes how to simulate and implement your design.



- Appendix A, "Directory Structure" provides a brief description of the files generated by the CORE Generator for the core.
- Appendix B, "Verification and Interoperability" identifies simulation and hardware testing verification for the 10-Gigabit Ethernet MAC core.
- Appendix C, "Calculating the DCM Fixed Phase-shift Value" defines phase shifting requirements for the core.

Additional Resources

Product Page

All information directly related to the Xilinx 10-Gigabit Ethernet core can be found at: http://www.xilinx.com/systemio/10gmac/index.htm

Ethernet Specifications

The relevant IEEE standards for the 10-Gigabit Ethernet MAC:

- IEEE Std. 802.3-2002
- IEEE Std. 802.3ae-2002

These standards are available for download in PDF format from:

http://standards.ieee.org/getieee802/

Technology Information

The website of the 10-Gigabit Ethernet Consortium at the University of New Hampshire's Interoperability Lab is an excellent source of information on 10-Gigabit Ethernet technology:

http://www.iol.unh.edu/consortiums/10gec/index.html

For additional information, go to http://www.xilinx.com/support. The following table lists some of the resources you can access from this website or by using the provided URLs.

Resource	Description/URL	
Tutorials	Tutorials covering Xilinx design flows, from design entry to verification and debugging	
	http://www.xilinx.com/support/techsup/tutorials/index.htm	
Answer Browser	Database of Xilinx solution records	
	http://www.xilinx.com/xlnx/xil_ans_browser.jsp	
Application Notes	Descriptions of device-specific design techniques and approaches	
	http://www.xilinx.com/xlnx/xweb/xil_publications_index.j sp?category=Application+Notes	



Resource	Description/URL
Data Sheets	Device-specific information on Xilinx device characteristics, including readback, boundary scan, configuration, length count, and debugging
	http://www.xilinx.com/xlnx/xweb/xil_publications_index.j sp
Problem Solvers	Interactive tools that allow you to troubleshoot your design issues
	http://www.xilinx.com/support/troubleshoot/psolvers.htm
Tech Tips	Latest news, design tips, and patch information for the Xilinx design environment
	http://www.xilinx.com/xlnx/xil_tt_home.jsp

Conventions

This document uses the following conventions. An example illustrates each convention.

Typographical

The following typographical conventions are used in this document:

Convention	Meaning or Use	Example
Courier font	Messages, prompts, and program files that the system displays	speed grade: - 100
Courier bold	Literal commands you enter in a syntactical statement	ngdbuild design_name
	Variables in a syntax statement for which you must supply values	See the <i>Development</i> System Reference Guide for more information.
Italic font	References to other manuals	See the <i>User Guide</i> for details.
	Emphasis in text	If a wire is drawn so that it overlaps the pin of a symbol, the two nets are <i>not</i> connected.
Dark Shading	Items that are not supported or reserved	This feature is not supported
Square brackets []	An optional entry or parameter. However, in bus specifications, such as bus [7:0], they are required.	ngdbuild [option_name] design_name



Convention	Meaning or Use	Example
Braces { }	A list of items from which you must choose one or more	lowpwr ={on off}
Vertical bar	Separates items in a list of choices	lowpwr ={on off}
Vertical ellipsis	Repetitive material that has been omitted	<pre>IOB #1: Name = QOUT' IOB #2: Name = CLKIN'</pre>
Horizontal ellipsis	Repetitive material that has been omitted	allow block block_name loc1 loc2 locn;
Notations	The prefix '0x' or the suffix 'h' indicate hexadecimal notation	A read of address 0x00112975 returned 45524943h.
	A '_n' means the signal is active low	usr_teof_n is active low.

Online Document

The following conventions are used in this document:

Convention	Meaning or Use	Example
Blue text	Cross-reference link to a location in the current	See the section "Additional Resources" for details.
	document	See "Title Formats" in Chapter 1 for details.
Red text	Cross-reference link to a location in another document	See Figure 2-5 in the <i>Virtex-II Handbook</i> .
Blue, underlined text	Hyperlink to a website (URL)	Go to http://www.xilinx.com for the latest speed files.



Introduction

The Xilinx LogiCORE 10-Gigabit Ethernet MAC core is a fully verified solution that supports Verilog-HDL and VHDL. In addition, the example design in this guide is provided in both Verilog and VHDL.

This chapter introduces the 10-Gigabit Ethernet MAC core and provides related information, including recommended design experience, additional resources, technical support, and submitting feedback to Xilinx.

About the Core

The 10-Gigabit Ethernet MAC core is a Xilinx CORE Generator IP core, included in the latest IP Update on the Xilinx IP Center. For detailed information about the core, see http://www.xilinx.com/systemio/10gmac/index.htm. For information about system requirements, installation, and licensing options, see Chapter 2, "Installing and Licensing the Core."

Recommended Design Experience

Although the 10-Gigabit Ethernet MAC core is a fully verified solution, the challenge associated with implementing a complete design varies depending on the configuration and functionality of the application. For best results, previous experience building high performance, pipelined FPGA designs using Xilinx implementation software and UCFs is recommended.

Contact your local Xilinx representative for a closer review and estimation for your specific requirements.

Additional Core Resources

For detailed information and updates about the 10-Gigabit Ethernet MAC core, see the following documents, located on the 10-Gigabit Ethernet MAC product page at http://www.xilinx.com/systemio/10gmac/index.htm

- LogiCORE 10-Gigabit Ethernet MAC Core Data Sheet
- LogiCORE 10-Gigabit Ethernet MAC Core Release Notes
- LogiCORE 10-Gigabit Ethernet MAC Core Getting Started Guide

For updates to this document, see the *LogiCORE 10-Gigabit Ethernet MAC Core User Guide*, also located on the 10-Gigabit Ethernet MAC product page.



Technical Support

To obtain technical support specific to the 10-Gigabit Ethernet MAC core, visit http://support.xilinx.com/. Questions are routed to a team of engineers with expertise using the 10-Gigabit Ethernet MAC core.

Xilinx will provide technical support for use of this product as described in the LogiCORE 10-Gigabit Ethernet MAC User Guide and the LogiCORE 10-Gigabit Ethernet MAC Getting Started Guide. Xilinx cannot guarantee timing, functionality, or support of this product for designs that do not follow these guidelines.

Feedback

Xilinx welcomes comments and suggestions about the 10-Gigabit Ethernet MAC core and the documentation supplied with the core.

10-Gigabit Ethernet MAC Core

For comments or suggestions about the 10-Gigabit Ethernet MAC core, please submit a webcase from www.xilinx.com/support/clearexpress/websupport.htm. Be sure to include the following information:

- Product name
- Core version number
- Explanation of your comments

Document

For comments or suggestions about this document, please submit a webcase from www.xilinx.com/support/clearexpress/websupport.htm. Be sure to include the following information:

- Document title
- Document number
- Page number(s) to which your comments refer
- Explanation of your comments



Installing and Licensing the Core

This chapter provides instructions for installing the 10-Gigabit Ethernet MAC core and obtaining a license for the core, which you must do before using the core in your designs. The 10-Gigabit Ethernet MAC core is provided under the terms of the Xilinx LogiCORE Site License Agreement, which conforms to the terms of the SignOnce IP License standard defined by the Common License Consortium. Purchase of the core entitles you to technical support and access to updates for a period of one year.

System Requirements

Windows

- Windows® 2000 Professional with Service Pack 2-4
- Windows XP Professional with Service Pack 1

Solaris/Linux

- Sun Solaris® 8/9
- Red Hat® Enterprise Linux 3.0 (32-bit and 64-bit)

Software

• ISETM 8.2i with applicable Service Pack

Check the release notes for the required Service Pack; ISE Service Packs can be downloaded from www.xilinx.com/xlnx/xil_sw_updates_home.jsp?update=sp.

Before you Begin

Before installing the core, you must have a Xilinx.com account and the ISE 8.2i software installed on your system. If you have already completed these steps, go to "Installing the Core."

- 1. Click Login at the top of the Xilinx home page; then follow the onscreen instructions to create a support account.
- 2. Install the ISE 8.2i software and the applicable Service Pack software.

Installing the Core

You can install the core in two ways—using the CORE Generator IP Software Update option to select from a list of updates, or by performing a manual installation after downloading the core from the web.



Using the CORE Generator Software Update Installer

Note: To use this installation method behind a firewall, you must know your proxy settings. Contact your administrator to determine the proxy host address and port number before you begin, if necessary.

- 1. Start the CORE Generator; then open an existing project or create a new one.
- 2. From the main CORE Generator window, choose Tools > Software Update. The WebUpdate screen appears.
- 3. If you are behind a firewall, click Set Proxy to either verify or set your proxy host and port settings.
- 4. Click Check for Updates. The Software Update installer appears.
- 5. Select the ISE 8.2IP Update 1 option; then click Install Selected. Informational messages may appear indicating that additional installations are required.
- 6. Click OK to accept any messages and continue. The User Login dialog box appears.
- 7. Enter your login name and password; then click OK. The selected update products are downloaded and installed.
- 8. To confirm the installation, check the following file: C:\Xilinx\coregen\install\install_history.

Note that this step assumes your Xilinx software is installed in C:\Xilinx.

Manually

- 1. Close the CORE Generator if it is running.
- 2. Download the IP Update ZIP file from the following location and save it to a temporary directory: www.xilinx.com/support/download.htm.
- 3. Unpack the ZIP files using either WinZip (Windows) or Unzip (UNIX).
- 4. Extract the **ise_82i_ip_update1.zip** archive to the root directory of your Xilinx software installation. (Allow the extractor utility you use to overwrite all existing files and maintain the directory structure defined in the archive.)
- 5. If you do not have a zip utility, do one of the following:
 - Windows. From a command window, type the following:
 %XILINX%/bin/nt/unzip -d %XILINX% ise_82i_ip_update1.zip
 - Linux. From a UNIX shell, type the following:
 \$XILINX/bin/lin/unzip -d \$XILINX ise_82i_ip_update1.zip
 - Solaris. From a UNIX shell, type the following:
 \$XILINX/bin/sol/unzip -d \$XILINX ise_82i_ip_update1.zip
- 6. To verify the root directory of your Xilinx installation, do one of the following:
 - ♦ Windows. Type echo %XILINX% from a DOS prompt.
 - UNIX. If you have already installed the Xilinx ISE software, the Xilinx variable defined by your set-up script identifies the location of the Xilinx installation directory. After sourcing the Xilinx set-up script, type
 echo \$XILINX to determine the location of the Xilinx installation.



Verifying your Installation

- 1. Start the CORE Generator.
- 2. After creating a new project or opening an existing one, the IP core functional categories appear at the left side of the window.




Figure 2-1: CORE Generator Window

- 3. Click to expand or collapse the view of individual functional categories, or click the View by Name tab at the bottom of the list to see an alphabetical list of all cores in all categories.
- 4. To view specific versions of the cores, choose an option from the Show drop-down list at the top of the window:
 - Latest Versions. Display the latest versions of all cores.
 - ◆ All Versions. Display all versions of cores, including new cores and new versions of cores.
 - All Versions including Obsolete. Display all cores, including those scheduled to become obsolete.
- 5. To determine that the installation is successful, be sure that the new core or cores appear in the CORE Generator GUI.
 - For additional assistance installing the IP Update, contact www.xilinx.com/support.



License Options

The 10-Gigabit Ethernet MAC core provides three licensing options. After installing the core, choose a license option, as applicable.

Simulation Only

The Simulation Only Evaluation license is provided by default with the Xilinx CORE Generator and does not require an electronic license file. This license lets you assess the core functionality with either the provided example design or alongside your own design and demonstrates the various interfaces on the core in simulation. (Functional simulation is supported by a structural model generated by the CORE Generator.)

Full System Hardware Evaluation

The Full System Hardware Evaluation license is available at no cost and lets you fully integrate the core into an FPGA design, place and route the design, evaluate timing, and perform back-annotated gate-level simulation of the core using the demonstration test bench provided.

In addition, the license lets you generate a bitstream from the placed and routed design, which can then be downloaded to a supported device and tested in hardware. The core can be tested in the target device for a limited time before *timing out* (ceasing to function) at which time it can be reactivated by reconfiguring the device.

You can obtain the Full System Evaluation license in one of the following ways, depending on the core:

- By registering on the Xilinx IP Evaluation page and filling out a form to request an automatically generated evaluation license
- By contacting your local Xilinx FAE to request a Full System Hardware Evaluation license key

Click Evaluate on the core's product page for information about how to obtain a Full System Hardware Evaluation license.

Full

The Full license is provided when you purchase the core and provides full access to all core functionality both in simulation and in hardware, including:

- Functional simulation support
- Back annotated gate-level simulation support
- Full implementation support including place and route and bitstream generation
- Full functionality in the programmed device with no time outs

Obtaining Your License

Obtaining Full System Hardware Evaluation License

To obtain a Full System Hardware Evaluation license, do the following:

• Navigate to the 10-Gigabit Ethernet MAC core product page: http://www.xilinx.com/systemio/10gmac/index.htm



- Click Evaluate; then click Full System Hardware Evaluation.
- Follow the onscreen instructions to both download the CORE Generator files (delivered as an IP Update) and satisfy any additional requirements associated with the license.

Obtaining a Full License

To obtain a Full license, you must purchase the core. After purchase, you will receive a letter containing a serial number, which is used to register for access to the *lounge*, a secured area of the 10-Gigabit Ethernet MAC core product page.

- From the product page, click Register to register and request access to the lounge.
- Xilinx will review your access request and typically grants access to the lounge in 48 hours. (Contact Xilinx Customer Service if you need faster turnaround.)
- After you receive confirmation of lounge access, click Access Lounge on the 10-Gigabit Ethernet MAC core product page and log in.
- Follow the instructions in the lounge to fill out the license request form; then click Submit to automatically generate the license. An e-mail containing the license and installation instructions will be sent to you immediately.

Installing Your License File

After selecting either the Full System Hardware Evaluation or Full license option, you will receive an email containing instructions for installing your license. In addition, the email provides information about advanced licensing options and technical support.





Core Architecture

This chapter describes the overall architecture of the 10-Gigabit Ethernet MAC core and also describes the major interfaces to the core.

System Overview

Figure 3-1 shows a typical Ethernet system architecture and the place of the MAC within it. The MAC and all the blocks to the right are defined in the IEEE specifications for Ethernet.



Figure 3-1: Typical Ethernet System Architecture

Figure 3-2 shows the 10-Gigabit Ethernet MAC core connected to a physical layer (PHY) device such as an optical module using the XGMII interface.




Figure 3-2: 10-Gigabit Ethernet MAC Core Connected to PHY with XGMII Interface



The 10-Gigabit Ethernet MAC core is designed to be easily attached to the Xilinx XAUI core available at http://www.xilinx.com/systemio/xaui/index.htm; this gives the advantage over XGMII of reduced pin count and improved operating distance. Figure 3-3 shows the two cores in a system using an XPAK optical module. In this case, the XGMII interface is omitted from the 10-Gigabit Ethernet MAC core at customization time and the internal FPGA fabric interface is used to interface to the XAUI core




Figure 3-3: 10-Gigabit Ethernet MAC Core Used with Xilinx XAUI Core

See "Interfacing to the Xilinx XAUI Core" in Chapter 10 for more information on using the two cores together in a system.

Functional Description

Figure 3-4 shows a block diagram of the implementation of the 10-Gigabit Ethernet MAC core. The major functional blocks of the core include the following:

- Client-side interface designed for simple attachment of user logic
- Transmitter
- Receiver
- Flow Control block implements both Receive Flow Control and Transmit Flow Control
- Reconciliation Sublayer (RS) processes XGMII Local Fault and Remote Fault messages and handles DDR conversion
- Management interface and MDIO (optional)
- Statistics counters (optional)



• XGMII interface - connection to the physical layer device or logic.




Figure 3-4: Implementation of the 10-Gigabit Ethernet MAC Core



Some customer applications will not require an external XGMII interface but will instead need a connection to user logic. This application architecture is shown in Figure 3-5.




Figure 3-5: Implementation of the Core with User Logic on PHY Interface

Core Interfaces and Modules

Client-side Interface - Transmit

The signals of the transmit client-side interface are shown in Table 3-1. See Chapter 6, "Interfacing to the Core: Data Interfaces" for more information on connecting to the transmit client-side interface.

Table 3-1: Client-side Interface Ports - Transmit

Name	Direction	Description
tx_data[63:0]	Input	Transmit data, eight bytes wide.
tx_data_valid[7:0]	Input	Transmit control bits, one bit per transmit lane.
tx_start	Input	Transmit handshaking, signals client is ready to transmit data.
tx_ack	Output	Transmit handshaking, signals MAC is ready to accept data.



Table 3-1: Client-side Interface Ports - Transmit (Continued)

Name	Direction	Description
tx_underrun	Input	Transmit handshaking, signals client is unable to complete frame.
tx_ifg_delay[7:0]	Input	If IFG stretching is enabled, signals how long in XGMII columns the IFG should be.

Client-side Interface - Receive

The signals of the receive client-side interface are shown in Table 3-2. See Chapter 6, "Interfacing to the Core: Data Interfaces" for more information on connecting to the receive client-side interface.

Table 3-2: Client-side Interface Ports - Receive

Name	Direction	Description
rx_data[63:0]	Output	Received data, eight bytes wide.
rx_data_valid[7:0]	Output	Received control bits, one bit per receive lane.
rx_good_frame	Output	Asserted at the end of frame to indicate the frame was successfully received and should be processed by the user logic.
rx_bad_frame	Output	Asserted at the end of frame to indicate the frame was not successfully received and should be discarded by the user logic.

Flow Control Interface

The flow control interface is used to initiate the transmission of flow control frames from the core. The ports associated with this interface are shown in Table 3-3.

Table 3-3: Flow Control Interface Ports

Name	Direction	Description
pause_req	Input	Request that a flow control frame is emitted from the MAC core.
pause_val[15:0]	Input	Pause value field for flow control frame to be sent when pause_req asserted.

32-bit XGMII PHY Interface or 64-bit SDR PHY Interface

This interface is used to connect to the physical layer, whether this is a separate device or implemented in the FPGA beside the MAC core. Table 3-4 shows the ports associated with this interface. The PHY interface may be a 32-bit DDR XGMII interface a or 64-bit SDR interface, depending on the customization of the core. However, the netlist



ports are always the same width and the translation between 32-bit and 64-bit is performed in the HDL wrapper, if required.

Table 3-4: PHY Interface Port Descriptions

Name	Direction	Description
xgmii_txd[63:0]	Output	Transmit data to PHY.
xgmii_txc[7:0]	Output	Transmit control to PHY.
xgmii_rxd[63:0]	Input	Received data from PHY.
xgmii_rxc[7:0]	Input	Received control from PHY.

Management Interface

Configuration of the core, access to the statistics block, and access to the MDIO port is performed through the management interface, a 32-bit processor-neutral interface independent of the Ethernet data path. The ports associated with the management interface are shown in Table 3-5.

Table 3-5: Management Interface Port Descriptions

Name	Direction	Description
host_clk	Input	Clock for management interface. Range between 10 MHz and 133 MHz.
host_opcode[1:0]	Input	Defines operation to be performed over management interface.
host_addr[9:0]	Input	Address of register to be accessed.
host_wr_data[31:0]	Input	Data to write to register.
host_rd_data[31:0]	Output	Data read from register.
host_miim_sel	Input	When asserted, the MDIO interface is accessed.
host_req	Input	Used to request a transaction on the MDIO interface or read from the statistic registers.
host_miim_rdy	Output	When asserted, the MDIO interface has completed any pending transaction and is ready for a new transaction.

The management interface can be omitted at core customization stage; if omitted, configuration_vector is available instead.

Configuration and Status Signals

If the management interface is omitted at core customization time, a configuration vector is exposed by the core. This allows the user to configure the core by statically or dynamically driving the constituent bits of the port. Table 3-6 describes the configuration signal. See Chapter 7, "Interfacing to the Core: Control Interfaces,



Statistics and MDIO" for more information on this signal, including a breakdown of the configuration vector bits.

Table 3-6: Configuration Signals

Name	Direction	Description
configuration_vector[66:0]	Input	Configuration signals for the core.

MDIO Interface

The MDIO Interface signals are shown in Table 3-7. See Chapter 7, "Interfacing to the Core: Control Interfaces, Statistics and MDIO" for more information on the use of this interface.

Table 3-7: MDIO Interface Port Descriptions

Name	Direction	Description
mdc	Output	MDIO clock.
mdio_in	Input	MDIO input.
mdio_out	Output	MDIO output.
mdio_tri	Output	MDIO tristate. '1' disconnects the output driver from the MDIO bus.

Statistic Vectors

In addition to the statistic counters described in "Management Interface", there are two statistics vector outputs on the core netlist that are used to signal the core state. These vectors are actually used as the inputs of the counter logic internal to the core, so if, for example, a user omits the statistic counters at the CORE Generator customization stage, a relevant subset can be implemented in user logic. The signals are shown in Table 3-8. The contents of the vectors themselves are described in Chapter 7, "Interfacing to the Core: Control Interfaces, Statistics and MDIO".

Table 3-8: Statistic Vector Signals

Name	Direction	Description
tx_statistics_vector[24:0]	Output	Aggregated statistics flags for transmitted frame.
tx_statistics_valid	Output	Valid strobe for tx_statistics_vector.
rx_statistics_vector[28:0]	Output	Aggregated statistics flags for received frames.
rx_statistics_valid	Output	Valid strobe for rx_statistics_vector.

Clocking and Reset Signals and Module

Included in the example design top-level sources are circuits for clock and reset management. These may include Digital Clock Managers (DCMs), reset synchronizers, or other useful utility circuits that may be useful in your particular application.



Table 3-9 shows the ports on the netlist associated with system clocks and resets.

Table 3-9: Clock, Clock Management, and Reset Ports

Name	Direction	Description
tx_clk0	Input	System clock for transmit side of core; derived from gtx_clk in example design
tx_dcm_lock	Input	Status flag from DCM.
rx_clk0	Input	System clock for receive side of core; derived from xgmii_rx_clk in example design.
rx_dcm_lock	Input	Status flag from DCM.



Customizing and Generating Core

The 10-Gigabit Ethernet MAC core is generated through the CORE Generator. This chapter describes how to customize the 10-Gigabit Ethernet MAC core and generate the core netlist.

GUI Interface

Figure 4-1 displays the CORE Generator customization screen for the 10-Gigabit Ethernet MAC core.




Figure 4-1: 10-Gigabit Ethernet MAC Customization Screen

For general help starting and using CORE Generator on your development system, see the documentation supplied with your ISE software.

Component Name

The component name is used as the base name of the output files generated for the core. Names must begin with a letter and must be composed from the following characters: a through z, 0 through 9 and "_" (underscore).



Statistics Gathering

This checkbox selects whether the statistics counters will be included in the generated core.

This option is only available if the Management Interface option is selected. The default is to have statistics counters included.

Management Interface

Select this option to include the management interface in the generated core. Deselect this option to remove the management interface and expose a simple bit vector to manage the core.

The default is to have the management interface included.

Physical Interface

The physical interface section has a choice of two selections; *XGMII*, which implements the 32-bit DDR interface to the physical layer, and *Internal*, which selects the internal 64-bit SDR interface to the physical layer.

Simplex Split

It is possible to generate cores that implement transmit-only or receive-only functions as well as the regular full-duplex implementation. This is controlled with the Simplex Split option.

When Simplex Split is used the Management Interface and Statistics Gathering are disabled. The MAC can only be configured using the Configuration Vector (See "The Configuration Vector," page 72). The Configuration Vector contains bit for both Transmit and Receive. When Receive Only is selected the bits in the Configuration Vector which control the Transmitter are not used and need not be driven. The bit positions remain unchanged. The Receiver bits need not be driven if Transmit Only is selected. The Pause MAC Address is used by both the transmitter and receiver and should be driven in both cases.

The default is to have the full-duplex core supporting transmit and receive operation.

Parameter Values in the XCO File

XCO files contain parameterization information for an instance of a core; an XCO file is created when a core is generated and may be used to recreate a core. The text in an XCO file is case-insensitive.

Table 4-1 shows the XCO file parameters and values, and summarizes the GUI defaults. The following is an example extract from an XCO file:

```
SELECT Ten_Gigabit_Ethernet_MAC Virtex4 Xilinx,_Inc. 8.0
CSET physical_interface = XGMII
CSET statistics_gathering = true
CSET component_name = the_core
CSET simplex_split = None
CSET management_interface = true
GENERATE
```



Table 4-1: XCS File Values and Defaults

Parameter	XCO File Values	Defaults
component_name	ASCII text starting with a letter and based on the following character set: az, 09 and _	Blank
physical_interface	XGMII, Internal	Internal
statistics_gathering	True, false	True
management_interface	True, false	True
simplex_split	None, transmit_only, receive_only	None

Output Generation

The output files generated from the CORE Generator are placed in the project directory. The list of output files includes:

- The netlist files for the core
- XCO files
- Release notes and documentation
- An HDL example design
- Scripts to synthesize, implement and simulate the example design.

See the *LogiCORE 10-Gigabit Ethernet MAC Getting Started Guide* for a complete description of the CORE Generator output files and for details of the HDL example design.





Designing with the Core

This chapter contains a general description of how to use the 10-Gigabit Ethernet MAC core in your own design. It should be read in conjunction with Chapter 6, "Interfacing to the Core: Data Interfaces" and Chapter 7, "Interfacing to the Core: Control Interfaces, Statistics and MDIO", which describe particular interfaces of the core.

General Design Guidelines

This section describes the steps required to turn a 10-Gigabit Ethernet MAC core into a fully-functioning design with user application logic. It is important to realize that not all implementations will require all of the design steps listed in this chapter. Follow the logic design guidelines in this manual carefully.

Use the Example Design as a Starting Point

Every instance of the 10-Gigabit Ethernet MAC core created by the CORE Generator is delivered with an example design that can be implemented in an FPGA and simulated. This design can be used as a starting point for the user's own design or can be used to sanity-check the user application in the event of difficulty.

Consult the *LogiCORE 10-Gigabit Ethernet MAC Getting Started Guide* for information on using and customizing the example designs for the 10-Gigabit Ethernet MAC core.

Know the Degree of Difficulty

10-Gigabit Ethernet designs are challenging to implement in any technology. The degree of difficulty is sharply influenced by:

- Maximum system clock frequency
- Targeted device architecture
- Nature of the user application

All 10-Gigabit Ethernet implementations need careful attention to system performance requirements. Pipelining, logic mapping, placement constraints, and logic duplication are all methods that help boost system performance.

Keep It Registered

To simplify timing and increase system performance in an FPGA design, keep all inputs and outputs registered between the user application and the core. This means that all inputs and outputs from the user application should come from, or connect to, a flip-flop. While registering signals may not be possible for all paths, it simplifies timing analysis and makes it easier for the Xilinx tools to place and route the design.



Recognize Timing Critical Signals

The UCF provided with the example design for the core identifies the critical signals and the timing constraints that should be applied. See Chapter 9, "Constraining the Core" for further information.

Use Supported Design Flows

The core is synthesized in the CORE Generator and is delivered to the user as an NGC and EDIF netlist. The example implementation scripts provided currently use XST 8.2i as the synthesis tool for the HDL example design that is delivered with the core. Other synthesis tools may be used for the user application logic: the core will always be unknown to the synthesis tool and should appear as a black box.

Post-synthesis, only ISE 8.2i and later tools are supported.

Make Only Allowed Modifications

The 10-Gigabit Ethernet MAC core is not user-modifiable. Do not make modifications as they may have adverse effects on system timing and protocol compliance. Supported user configurations of the 10-Gigabit Ethernet MAC core can only be made by the selecting the options from within the CORE Generator when the core is generated. See Chapter 4, "Customizing and Generating Core."



Interfacing to the Core: Data Interfaces

This chapter describes how to connect to the data interfaces of the 10-Gigabit Ethernet MAC core.

Interfacing to the Transmit Client-side Interface

The client-side interface on transmit has a 64-bit data path with 8 control bits to delineate bytes within the 64-bit port. Additionally, there are signals to handshake the transfer of data into the core. The signals are shown in Table 6-1.

Table 6-1: Transmit Client-side Interface Port Description

Name	Direction	Description
tx_data[63:0]	Input	Frame data to be transmitted is supplied on this port.
tx_data_valid[7:0]	Input	Control signals for tx_data port. Each asserted signal on tx_data_valid signifies which bytes of tx_data are valid; that is, if tx_data_valid[0] is '1,' the signals tx_data[7:0] are valid.
tx_start	Input	Handshaking signal. Asserted by the client to make data available for transmission.
tx_ack	Output	Handshaking signal. Asserted when the first column of data on tx_data has been accepted.
tx_underrun	Input	Assert this pin to forcibly corrupt the current frame.
tx_ifg_delay[7:0]	Input	Control signal for configurable inter-frame gap adjustment.

For tx_data (Table 6-2), the port is logically divided into lane 0 to lane 7, with the corresponding bit of the tx_data_valid word signifying valid data on the tx_data port.

Table 6-2: tx_data Lanes

Lane	tx_data Bits
0	7:0
1	15:8
2	23:16
3	31:24



•	
Lane	tx_data Bits
4	39:32
5	47:40
6	55:48
7	63:56

Table 6-2: tx_data Lanes (Continued)

Normal Frame Transmission




Figure 6-1: Frame Transmission Across Client-side Interface

The timing of a normal outbound frame transfer is shown in Figure 6-1. When the client wants to transmit a frame, it asserts the tx_start signal, and on the next clock places the first column of data and control onto the tx_data and tx_data_valid ports. tx_data_valid must be set to all 0s during the clock cycle that tx_start is asserted.



When the MAC core has read this first column of data, it will assert the tx_ack signal; on the next and subsequent clock edges, the client must provide the remainder of the data for the frame.

The end of frame is signalled to the MAC core by having tx_data_valid not equal to hexadecimal "FF"; partially full columns of data are not permitted within a frame. As an example, in Figure 6-1 the value of tx_data_valid of hexadecimal "07" signals to the MAC core that only the lower three columns of data are valid on the transfer, and additionally that the end of frame has been reached.

In-band Ethernet Frame Fields

For maximum flexibility in switching applications, the Ethernet frame parameters (destination address, source address, length/type and optionally FCS) are encoded within the same data stream that the frame payload is transferred on, rather than on separate ports. This is illustrated in the timing diagrams.

The destination address must be supplied with the first byte in lane 0 and so on. Similarly, the first byte of the Source Address must be supplied in lane 6 of the first transfer.

The length/type field is similarly encoded, with the first byte placed into lane 4.

The definitions of the abbreviations used in the timing diagrams are described in Table 6-3.


Abbreviation	Definition
DA	Destination Address
SA	Source Address
L/T	Length/Type Field
FCS	Frame Check Sequence (CRC)

Padding

When fewer than 46 bytes of data are supplied by the client to the MAC core, the transmitter module will add padding up to the minimum frame length, unless the MAC core is configured for in-band FCS passing. In the latter case, the client must also supply the padding in order to maintain the minimum frame length.

Transmission with In-Band FCS Passing

If the MAC core is configured to have the FCS field passed by the client (see "Configuration Registers" in Chapter 7), the transmission timing is as shown in Figure 6-2. In this case, it is the responsibility of the client to ensure that the frame



meets the Ethernet minimum frame length requirements; the MAC core will not perform any padding of the payload.

Figure 6-2: Frame Transmission with Client-supplied FCS

www.xilinx.com

Aborting a Transmission

The timing of an aborted transfer can be seen in Figure 6-3. This may happen, for instance, if a FIFO in the bus interface empties before a frame is completed. When the client asserts tx_underrun during a frame transmission, the MAC core will insert error codes into the XGMII data stream in order to corrupt the current frame, then will fall back to idle transmission. It is the responsibility of the client to re-queue the aborted frame for transmission.

xip2097



When an underrun occurs, tx_start may be asserted on the clock cycle after the tx_underrun assertion to start a new transmission.




Figure 6-3: Aborting a Frame Transmission

Back-to-back Transfers

Two situations can occur during back-to-back transfers; in one, the MAC core is ready to accept data; in the other, the MAC must defer to comply with inter-packet gap requirements, a user request to extend the interframe gap or flow control requests.

Figure 6-4 shows the case where the MAC is immediately ready to accept the next frame of data. In the column after the last data is transferred for the first frame, the client asserts tx_start to signal that another frame is ready for transmission. The MAC



core then asserts tx_ack to allow the client to begin the burst of frame parameters and data that make up the frame.




Figure 6-4: Back-to-back Frame Transmission, No Back Pressure

Figure 6-5 shows a case where the MAC is exerting back pressure on the client to delay the start of transmission. In this case, the client has asserted tx_start to signal that another frame is ready for transmission, but the MAC core has delayed the assertion of tx_ack to allow the data burst to begin. After this burst starts, it continues in the same manner as in the cases above. In both cases, as in the case for normal frame transmission, the client must provide a whole frame of data in one burst; there is no mechanism to stop and start transfers within a single frame.

Circumstances under which this back pressure and associated delay will arise include if the Inter Frame Gap is under user control, or if the MAC is in WAN mode which increases the Inter Frame Gap to reduce the overall throughput of the core.



Note that in both these cases, the tx_data_valid bus must be set to all 0s when the tx_start signal is asserted.




Figure 6-5: Back-to-back Frame Transmission with Back Pressure from MAC

Transmission of Custom Preamble

The user can elect to use a custom preamble field. If this function is selected (via a configuration bit, see "Configuration Registers" in Chapter 7), the standard preamble field can be substituted for custom data. The custom data must be supplied on tx_data[63:8] when tx_start is asserted. Figure 6-6 shows a frame presented at the



Transmit Client Interface with custom Preamble where P1 to P7 denote the custom data bytes.




Figure 6-6: Transmission of Frame with Custom Preamble



The MAC core will substitute the IEEE standard preamble with that supplied by the user. Figure 6-7 shows the transmission of a frame with custom preamble (P1 to P7) at the XGMII interface.




Figure 6-7: XGMII Frame Transmission of Custom Preamble

VLAN Tagged Frames

Transmission of a VLAN tagged frame (if enabled) is shown in Figure 6-8. Note that the handshaking signals across the interface do not change; however, the VLAN type tag 81-00 must be supplied by the client to signify that the frame is VLAN tagged. The client also supplies the two bytes of Tag Control Information, V1 and V2, at the appropriate times in the data stream. More information on the contents of these two bytes can be found in IEEE 802.3-2002.






Figure 6-8: Transmission of a VLAN Tagged Frame

Maximum Permitted Frame Length

The maximum legal length of a frame specified in IEEE 802.3-2002 is 1518 bytes for non-VLAN tagged frames. VLAN tagged frames may be extended to 1522 bytes. When jumbo frame handling is disabled and the client attempts to transmit a frame which exceeds the maximum legal length, the MAC core will insert an error code to corrupt the current frame and the frame will be truncated to the maximum legal length. When jumbo frame handling is enabled, frames which are longer than the legal maximum are transmitted error free.

For more information on enabling and disabling jumbo frame handling, see "Configuration Registers" in Chapter 7.



Inter Frame Gap Adjustment

The user can elect to vary the length of the interframe gap. If this function is selected (via a configuration bit, see "Configuration Registers" in Chapter 7), the MAC will exert back pressure to delay the transmission of the next frame until the requested number of XGMII columns has elapsed. The number of XGMII columns is controlled by the value on the tx_ifg_delay port. The minimum interframe gap of three XGMII columns is always maintained. Figure 6-9 shows the MAC operating in this mode.




Figure 6-9: Inter Frame Gap Adjustment



Interfacing to the Receive Client-side Interface

The client-side interface on receive has a 64-bit data path with 8 control bits to delineate bytes within the 64 bit port. Additionally, there are signals to flag the validity of frames transferred out of the core. The signals are shown in Table 6-4.

Table 6-4: Client-side Interface Ports: Receive

Name	Direction	Description
rx_data[63:0]	Output	Received data, eight bytes wide.
rx_data_valid[7:0]	Output	Received control bits, one bit per receive lane.
rx_good_frame	Output	Asserted at the end of frame to indicate the frame was successfully received and should be processed by the user logic.
rx_bad_frame	Output	Asserted at the end of frame to indicate the frame was not successfully received and should be discarded by the user logic.

For rx_data (Table 6-5), the port is logically divided into lane 0 to lane 7, with the corresponding bit of the rx_data_valid word signifying valid data on the rx_data port.

Table 6-5: rx_data Lanes

Lane	rx_data bits
0	7:0
1	15:8
2	23:16
3	31:24
4	39:32
5	47:40
6	55:48
7	63:56

Normal Frame Reception

The timing of a normal inbound frame transfer is represented in Figure 6-10. The client must be prepared to accept data at any time; there is no buffering within the MAC to allow for latency in the receive client. Once frame reception begins, data is transferred on consecutive clock cycles to the receive client until the frame is complete. The MAC asserts the rx_good_frame signal to indicate that the frame was successfully received and that the frame should be analyzed by the client.






Figure 6-10: Normal Frame Reception Across Client-side Interface

Frame parameters (destination address, source address, length/type and, optionally, FCS) are supplied on the data bus as shown on the timing diagram. The abbreviations are identical to those described in Table 6-3, page 39.

If the Length/Type field in the frame has the Length interpretation, and this indicates that the inbound frame has been padded to meet the Ethernet minimum frame size specification, this pad will not be passed to the client in the data payload. The exception to this occurs when FCS passing is enabled. See "Configuration Registers" in Chapter 7.

There is always at least one clock cycle with $rx_data_valid = 0x00$ between frames; *i.e.*, there is no valid data for this clock edge.

rx_good_frame, rx_bad_frame Timing

Although the timing diagram in Figure 6-10 shows the rx_good_frame signal asserted at the same time as the last valid data on rx_data, this is not always the case. The rx_good_frame and rx_bad_frame signals are only asserted when all frame checks are completed. This can be up to seven clock cycles after the last valid data is presented;



for example, this may result from padding at the end of the Ethernet frame. This is represented in Figure 6-11.

Note that although rx_good_frame is illustrated, the same timing applies to rx_bad_frame. Either the rx_good_frame or rx_bad_frame signal will, however, always be asserted before the next frame's data begins to appear on rx_data.




Figure 6-11: Late Arrival of rx_good_frame

Frame Reception with Errors

The case of an unsuccessful frame reception (for example, a runt frame or a frame with an incorrect FCS) can be seen in Figure 6-12. In this case, the RX_BAD_FRAME signal



is asserted to the client at the end of the frame. It is then the responsibility of the client to drop the data already transferred for this frame.




Figure 6-12: Frame Reception with Error

Reception with In-band FCS Passing

If the MAC core is configured to pass the FCS field to the client (see "Configuration Registers" in Chapter 7), this is handled as shown in Figure 6-13.

In this case, any padding inserted into the frame to meet Ethernet minimum frame length specifications will be left intact and passed to the client.



Note that even though the FCS is passed up to the client, it is also verified by the MAC core, and rx_bad_frame is asserted if the FCS check fails.




Figure 6-13: Frame Reception with In-band FCS Passing

Reception of Custom Preamble

The user can elect to use a custom preamble field. If this function is selected (via a configuration bit, see "Configuration Registers" in Chapter 7), the preamble field can be recovered from the received data and presented on the Client Interface. If this mode is enabled, the custom preamble data will presented on rx_data[63:8]. The



rx_data_valid output will be asserted to frame the custom preamble. Figure 6-14 shows the reception of a frame with custom preamble.




Figure 6-14: Frame Reception with Custom Preamble

In addition to the custom preamble, the end of frame condition may also be slightly altered depending on frame sizes and IFG. In normal operation the rx_data_valid output is guaranteed to go to 0x00 between frames. With the Preamble Preserve mode enabled this is no longer guaranteed and the end of frame condition is now

rx_data_valid not equal to 0xFF. Figure 6-15 shows reception of 2 frames with rx_data_valid not equal to 0xFF for a single byte (rx_data[63:56].




Figure 6-15: Non-standard End of Frame due to Custom Preamble Mode

VLAN Tagged Frames

The reception of a VLAN tagged frame (if enabled) is represented in Figure 6-16. The VLAN frame is passed to the client so that the frame can be identified as VLAN



tagged; this is followed by the Tag Control Information bytes, V1 and V2. More information on the interpretation of these bytes can be found in IEEE 802.3-2002.




Figure 6-16: Reception of a VLAN Tagged Frame

Maximum Permitted Frame Length

The maximum legal length of a frame specified in IEEE 802.3-2002 is 1518 bytes for non-VLAN tagged frames. VLAN tagged frames may be extended to 1522 bytes. When jumbo frame handling is disabled and the core receives a frame which exceeds the maximum legal length, rx_bad_frame will be asserted. When jumbo frame handling is enabled, frames which are longer than the legal maximum are received in the same way as shorter frames.

For more information on enabling and disabling jumbo frame handling, see "Configuration Registers" in Chapter 7.

Sending and Receiving Flow Control Frames

The flow control block is designed to Clause 31 of the IEEE 802.3-2002 standard. See "Overview of Flow Control," page 81 for a description of Flow Control. The MAC can



be configured to send pause frames and to act on their reception. These two behaviors can be configured asymmetrically; see "Configuration Registers" in Chapter 7.

Transmitting a Pause Frame

The client sends a flow control frame by asserting pause_req while the pause value is on the pause_val bus. These signals are synchronous with respect to tx_clk0. The timing of this can be seen in Figure 6-17.




Figure 6-17: Transmitting a Pause Frame

If the MAC core is configured to support transmit flow control, this action causes the MAC core to transmit a PAUSE control frame on the link, with the PAUSE parameter set to the value on PAUSE_VAL in the cycle when PAUSE_REQ was asserted. This will not disrupt any frame transmission in progress but will take priority over any pending frame transmission. This frame will be transmitted even if the transmitter is in the paused state itself.

Receiving a Pause Frame

When an error-free frame is received by the MAC core the following checks are made:

- The Destination Address field is matched against the MAC Control multicast address or the configured source address for the MAC (see "Configuration Registers" in Chapter 7)
- The Length/Type field is matched against the MAC Control type indication, 88-08
- The Opcode field contents are matched against the PAUSE opcode

If any of these checks are false or MAC receiver flow control is disabled, the frame is ignored by the Flow Control logic and passed up to the client.

If the frame passes all of these checks, is of minimum legal size and MAC receiver flow control is enabled, the pause value parameter in the frame is used to inhibit transmitter operation for the time defined in the Ethernet specification. This inhibit is implemented using the same back pressure scheme shown in Figure 6-5. Because the received pause frame has been acted on, it is passed to the client with rx_bad_frame asserted to indicate that it should be dropped. If Simplex Split with Receive Only is implemented then the pause frame will be dropped without being acted on.

Reception of any frame for which the Length/Type field is the MAC Control type indication 88-08 but is not the legal minimum length is considered an invalid Control frame. It will be ignored by the Flow Control logic and passed to the client with rx_bad_frame asserted.




The PHY-side Interface

External XGMII vs. Internal 64-bit Interfaces

At customization time, the user has the choice of selecting a 32-bit DDR XGMII PHY interface or No interface, which is a 64-bit SDR interface intended for internal connection.

Although the widths of the ports on the netlist remain the same in both cases (64 bits data, 8 control), the active clock edge for certain signals is different in each case and it is important to appreciate this difference.

Figure 6-18 shows the timing of the xgmii_txd and xgmii_txc ports when the "No Interface" option is selected. This is simple sychronous timing, with respect to the rising edge of tx_clk0.



S = 32-bit column with Start /S/ in lane 0

T = 32-bit column with Terminate /T/ in lane 3 (for example)


I = 32-bit column of Idle /I/

D = 32-bit column of data

Figure 6-18: xgmii_txd, xgmii_txc Timing for 64-bit SDR PHY Interface

In contrast, Figure 6-19 shows the timing of the xgmii_txd and xgmii_txc ports when the "XGMII" interface option is selected. In this case, it can be seen that the upper halves of both the data and control ports is now synchronous to the falling edge of the





tx_clk0. This is in preparation for the DDR output register and eases the timing constraint on these port nets.

T = 32-bit column with Terminate /T/ in lane 3 (for example)

I = 32-bit column of Idle /I/

D = 32-bit column of data

Figure 6-19: xgmii_txd, xgmii_txc for the 32-bit DDR PHY Interface

A similar situation exists for the xgmii_rxd and xgmii_rxc ports; when No Interface is selected, the ports are sampled synchronously to the rising edge of rx_clk0, but when XGMII is selected, the upper halves of the ports are sampled synchronously to the falling edge of rx_clk0.



Interfacing to the Core: Control Interfaces, Statistics and MDIO

This chapter describes the interfaces available for dynamically setting and querying the configuration and status of the 10-Gigabit Ethernet MAC core. There are two interfaces available for configuration; depending on the core customization, only one will be available in a particular core instance.

In addition, the statistics counters and vectors are described in this chapter as well as the use of the MDIO interface.

The Management Interface

The management interface is a processor-independent interface with standard address, data, and control signals. It can be used as-is, or can simply be adapted to interface to common bus architectures.

This interface is used for:

- Configuring the MAC core
- Accessing statistics information for use by high layers, for example, SNMP
- Providing access through the MDIO interface to the management registers located in the PHY attached to the MAC core.

The ports of the management interface are shown in Table 7-1.

Table 7-1: Management Interface Port Description

Name	Direction	Description
host_clk	Input	Clock for management interface. Range between 10 MHz and 133 MHz.
host_opcode[1:0]	Input	Defines operation to be performed over management interface.
host_addr[9:0]	Input	Address of register to be accessed.
host_wr_data[31:0]	Input	Data to write to register.
host_rd_data[31:0]	Output	Data read from register.
host_miim_sel	Input	When asserted, the MDIO interface is accessed.

•		
Name	Direction	Description
host_req	Input	Used to request a transaction on the MDIO interface or read from the statistic registers.
host_miim_rdy	Output	When asserted, the MDIO interface has completed any pending transaction and is ready for a new transaction.

Table 7-1: Management Interface Port Description (Continued)

The management interface is accessed differently depending on the type of transaction; Table 7-2 is a truth table showing which access method is required for each transaction type. These access methods are described in the following sections.

Table 7-2: Management Interface Transaction Types

Transaction	HOST_MIIM_SEL	HOST_ADDR[9]
Configuration	0	1
Statistics	0	0
MDIO Access	1	X

Configuration Registers

Once the core is powered up and reset, the client can reconfigure some of the core parameters from their defaults, such as flow control support and WAN/LAN connections. Configuration changes can be written at any time. Both the receiver and transmitter configuration register changes will only take effect during Inter Frame Gaps. The exceptions to this are the configurable *soft* resets, which take effect immediately.

Configuration of the MAC core is performed through a register bank accessed through the management interface. The configuration registers available in the core are detailed in Table 7-3.

Table 7-3: Configuration Registers

Address (Hex)	Description
0x200	Receiver Configuration Word 0.
0x240	Receiver Configuration Word 1.
0x280	Transmitter Configuration.
0x2C0	Flow Control Configuration
0x300	Reconciliation Sublayer Configuration.
0x340	Management Configuration.



The contents of each configuration register are shown in Tables 7-4 through 7-9.

Table 7-4: Receiver Configuration Word 0

Bit	Default Value	Description
31:0	All 0s	Pause frame MAC address [31:0]. This address is used by the MAC to match against the Destination Address of any incoming flow control frames. It is also used by the flow control block as the Source Address (SA) for any outbound flow control frames.
		This address does not have any affect on frames passing through the main transmit and receive data paths of the MAC.
		The address is ordered so the first byte transmitted or received is the lowest positioned byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF would be stored in Address[47:0] as 0xFFEEDDCCBBAA.

Table 7-5: Receiver Configuration Word 1

Bit	Default Value	Description	
15:0	All 0s	Pause frame MAC address [47:32]. See description in Table 7-4.	
25:16	N/A	Reserved	
26	0	Receiver Preserve Preamble Enable. When this bit is set to "1," the MAC receiver will preserve the preamble field of the received frame. When it is "0," the preamble field is discarded as specified in IEEE 802.3-2002.	
27	0	VLAN Enable. When this bit is set to "1," VLAN tagged frames will be accepted by the receiver.	
28	1	Receiver Enable. If set to "1," the receiver block will be operational. If set to 0, the block will ignore activity on the physical interface RX port.	



Table 7-5: Receiver Configuration Word 1 (Continued)

Bit	Default Value	Description	
29	0	In-band FCS Enable. When this bit is "1," the MAC receiver will pass the FCS field up to the client as described in "Reception with In-band FCS Passing," page 51. When it is "0," the client will not be passed the FCS. In both cases, the FCS will be verified on the frame.	
30	0	Jumbo Frame Enable. When this bit is set to "1," the MAC receiver will accept frames that are greater than the maximum legal frame length specified in IEEE 802.3-2002. When this bit is "0," the MAC will only accept frames up to the legal maximum.	
31	0	Receiver reset. When this bit is set to "1," the receiver will be reset. The bit will then automatically revert to "0." Note that this reset will also set all of the receiver configuration registers to their default values.	

Table 7-6: Transmitter Configuration Word

Bit	Default Value	Description	
22:0	N/A	Reserved.	
23	0	Transmitter Preserve Preamble Enable. When this bit is set to "1," the MAC transmitter will preserve the custom preamble field presented on the Client Interface. When it is "0," the standard preamble field specified in IEEE 802.3-2002 will be transmitted.	
24	0	Deficit Idle Count Enable. When this bit is set to '1', the core will reduce the IFG as described in IEE 803.2ae-2002 46.3.1.4 Option 2 to support the maximum data transfer rate.	
		When this bit is set to '0', the core always stretches the IFG to maintain start alignment.	
		This bit is cleared and has no effect if WAN Mode, In-Band FCS or Inter-Frame Gap Adjust are enabled.	
25	0	Inter-Frame Gap Adjust Enable. When this bit is set to "1," the core will read the value on the port tx_ifg_delay at the start of a frame's transmission and adjust the interframe gap accordingly. See "Inter Frame Gap Adjustment," page 47.	
		When this bit is set to "0," the transmitter will output the minimum Inter Frame Gap.	
		This bit has no effect when bit 26 (LAN/WAN mode) is set to 1.	



Table 7-6: Transmitter Configuration Word (Continued)

Bit	Default Value	Description	
26	0	WAN Mode Enable. When this bit is set to "1," the transmitter will automatically insert extra idles into the inter frame gap (IFG) to reduce the average data rate to that of the OC-192 SONET payload rate (WAN mode). When this bit is set to "0," the transmitter will use normal Ethernet inter-frame gaps (LAN mode).	
27	0	VLAN Enable.When this bit is set to "1," the transmitter will allow the transmission of VLAN tagged frames.	
28	1	Transmitter Enable. When this bit is "1," the transmitter is operational. When it is "0," the transmitter is disabled.	
29	0	In-band FCS Enable. When this bit is "1," the MAC transmitter will expect the FCS field to be passed in by the client as described in "Transmission with In-Band FCS Passing," page 39. When this bit is "0," the MAC transmitter will append padding as required, compute the value for the FCS field and append it to the frame.	
30	0	Jumbo Frame Enable. When this bit is set to "1," the MAC transmitter will send frames that are greater than the maximum legal frame length specified in IEEE 802.3-2002. When this bit is "0," the MAC will only send frames up to the legal maximum.	
31	0	Transmitter Reset. When this bit is set to "1," the transmitter will be reset. The bit will then automatically revert to "0." Note that this reset will also set all of the transmitter configuration registers to their default values.	

Table 7-7: Flow Control Configuration Word

Bit	Default Value	Description	
28:0	N/A	Reserved.	
29	1	Flow Control Enable (RX). When this bit is "1," received flow control frames will inhibit the transmitter operation as described in "Receiving a Pause Frame," page 56. When this bit is "0," received flow control frames will always be passed up to the client.	
30	1	Flow Control Enable (TX). When this bit is "1," asserting the PAUSE_REQ signal will send a flow control frame out from the transmitter. When this bit is "0," asserting the PAUSE_REQ signal has no effect.	
31	N/A	Reserved.	



Table 7-8: Reconciliation Sublayer Configuration Word

Bit	Default Value	Description	
26:0	N/A	Reserved.	
27	0	Fault Inhibit.	
		When this bit is set to "0," the Reconciliation Sublayer will transmit ordered sets as laid out in 802.3ae-2002; that is, when the RS is receiving Local Fault ordered sets, it will transmit Remote Fault ordered sets. When it is receiving Remote Fault ordered sets, it will transmit idles code words.	
		When this bit is set to "1," the reconciliation sublayer will always transmit data presented to it by the MAC, regardless of whether fault ordered sets are being received.	
28	N/A	Local Fault received. If this bit is "1," the RS layer is receiving local fault sequence ordered sets. Read-only.	
29	N/A	Remote Fault received. If this bit is "1," the RS layer is receiving remote fault sequence ordered sets. Readonly.	
30	N/A	Transmit DCM Locked. If this bit is "1," the Digital Clock Management (DCM) block for the transmit-side clocks (GTX_CLK, XGMII_TX_CLK, TX_CLK) is locked. If this bit is "0," the DCM is not locked. Readonly.	
31	N/A	Receive DCM Locked. If this bit is "1," the Digital Clock Management (DCM) block for the receive-side clocks (XGMII_RX_CLK, RX_CLK) is locked. If this bit is "0," the DCM is not locked. Read-only.	

Table 7-9: Management Configuration Word

Bit	Default Value	Description	
4:0	All 0s	Clock Divide[4:0]. Used as a divider value to generate MDC signal at 2.5 MHz. See "MDIO Interface," page 69.	
5	0	MDIO Enable. When this bit is "1," the MDIO interface can be used to access attached PHY devices. When this bit is "0," the MDIO interface is disabled and the MDIO signal remain inactive.	
31:6	N/A	Reserved.	

Writing to the configuration registers through the management interface is depicted in Figure 7-1. When accessing the configuration registers (*i.e.*, when HOST_ADDR[9] = 1



and HOST_MIIM_SEL = 0), the upper bit of HOST_OPCODE functions as an active Low write-enable signal. The lower HOST_OPCODE bit is a "don't care."




Figure 7-1: Configuration Register Write Timing

Reading from the configuration register words is similar, except that the upper HOST_OPCODE bit should be "1," as shown in Figure 7-2. In this case, the contents of the register appear on HOST_RD_DATA and the HOST_CLK edge after the register address is asserted onto HOST_ADDR.




Figure 7-2: Configuration Register Read Timing



Statistics Counters

During operation, the MAC core collects statistics on the success and failure of various operations, for processing by network management entities elsewhere in the system. These statistics are accessed through the management interface. A list of statistics is shown in Table 7-10.

Table 7-10: Statistic Counters

Address (hex)	Name	Description	
0x000	Frames Received OK	A count of error free frames received.	
0x001	Frame Check Sequence errors	A count of received frames that failed the CRC check and were at least 64 bytes in length.	
0x002	Broadcast frames Received OK	A count of frames that were successfully received and were directed to the broadcast group address.	
0x003	Multicast Frames Received OK	A count of frames that were successfully received and were directed to a non-broadcast group address.	
0x004	64 byte Frames Received OK	A count of error-free frames received that were 64 bytes in length.	
0x005	65-127 byte Frames Received OK	A count of error-free frames received that were between 65 and 127 bytes in length inclusive.	
0x006	128-255 byte Frames Received OK	A count of error-free frames received that were between 128 and 255 bytes in length inclusive.	
0x007	256-511 byte Frames Received OK	A count of error-free frames received that were between 256 and 511 bytes in length inclusive.	
0x008	512-1023 byte Frames Received OK	A count of error-free frames received that were between 512 and 1023 bytes in length inclusive.	
0x009	1024-MaxFrameSize byte Frames Received OK	A count of error-free frames received that were between 1024 bytes and the maximum legal frame size as specified in IEEE 802.3-2002.	
0x00A	Control Frames Received OK	A count of error-free frames received that contained the MAC Control type identifier in the Length/Type field.	
0x00B	Length/Type Out of Range	A count of error-free frames received that were at least 64 bytes in length where the Length/Type field contained a length value that did not match the number of MAC client data bytes received.	
		The counter also increments for frames in which the length/type field indicated that the frame contained padding but where the number of MAC client data bytes received was greater than 64 bytes (minimum frame size).	
0x00C	VLAN Tagged Frames Received OK	A count of error-free frames received with VLAN tags. This counter will only increment when the receiver has VLAN operation enabled.	



Table 7-10: Statistic Counters (Continued)

Address (hex)	Name	Description	
0x00D	Pause Frames Received OK	A count of error-free frames received that contained the MAC Control type identifier 88-08 in the Length/Type field, contained a Destination address that matched either the MAC Control multicast address or the configured source address of the MAC, contained the PAUSE opcode and were acted on by the MAC.	
0x00E	Control Frames Received with Unsupported Opcode	A count of error-free frames received that contained the MAC Control type identifier 88-08 in the Length/Type field but were received with an opcode other than the PAUSE opcode.	
0x00F	Oversize Frames Received OK	A count of otherwise error-free frames received that exceeded the maximum legal frame length specified in IEEE 802.3-2002.	
0x010	Undersized Frames Received	A count of the number of frames that were less than 64 bytes in length but were otherwise well formed.	
0x011	Fragment Frames Received	A count of the number of packets received that were less than 64 bytes in length and had a bad Frame Check Sequence field.	
0x012	Number of Bytes Received	A count of bytes of frames that are received (Destination Address to Frame Check Sequence inclusive).	
0x013	Number of Bytes Transmitted	A count of bytes of frames that are transmitted (Destination Address to Frame Check Sequence inclusive).	
0x020	Frames Transmitted	A count of error-free frames transmitted.	
0x021	Broadcast Frames Transmitted	A count of error-free frames transmitted to the broadcast address.	
0x022	Multicast Frames Transmitted	A count of error-free frames transmitted to group addresses other than the broadcast address.	
0x023	Underrun Errors.	A count of frames that would otherwise be transmitted by the core but could not be completed due to the assertion of TX_UNDERRUN during the frame transmission. This will not count frames which are less than 64 bytes in length.	
0x024	Control Frames Transmitted OK	A count of error-free frames transmitted that contained the MAC Control Frame type identifier 88-08 in the Length/Type field.	
0x025	64 byte Frames Transmitted OK	A count of error-free frames transmitted that were 64 bytes in length.	
0x026	65-127 byte Frames Transmitted OK	A count of error-free frames transmitted that were between 65 and 127 bytes in length.	



Table 7-10: Statistic Counters (Continued)

Address (hex)	Name	Description	
0x027	128-255 byte Frames Transmitted OK	A count of error-free frames transmitted that were between 128 and 255 bytes in length.	
0x028	256-511 byte Frames Transmitted OK	A count of error-free frames transmitted that were between 256 and 511 bytes in length.	
0x029	512-1023 byte Frames Transmitted OK	A count of error-free frames transmitted that were between 512 and 1023 bytes in length.	
0x02A	1024-MaxFrameSize byte Frames Transmitted OK	A count of error-free frames transmitted that were between 1024 bytes and the maximum legal frame length specified in IEEE 802.3-2002.	
0x02B	VLAN Tagged Frames Transmitted OK	A count of error-free frames transmitted that contained a VLAN tag. This counter will only increment when the transmitter has VLAN operation enabled.	
0x02C	Pause Frames Transmitted OK	A count of error-free PAUSE frames generated and transmitted by the core in response to an assertion of PAUSE_REQ.	
0x02D	Oversize Frames Transmitted OK	A count of otherwise error-free frames transmitted that exceeded the maximum legal frame length specified in IEEE 802.3-2002.	

Figure 7-3 shows a statistics register access across the management interface. Each register is 64 bits wide and therefore must be read in a two-cycle transfer.




Figure 7-3: Statistics Register Read Across Management Interface



MDIO Interface


The management interface is also used to access the MDIO Interface of the MAC core; this interface is used to access the Managed Information Block (MIB) of the PHY components attached to the MAC core.

The MDIO Interface supplies a clock to the external devices, MDC. This clock is derived from the HOST_CLK signal, using the value in the Clock Divide[4:0] configuration register. The frequency of MDC is given by the following equation:

$$f_{MDC} = \frac{f_{\text{HOST_CLK}}}{(1 + \text{Clock Divide}[4:0]) \times 2}$$

The frequency of MDC given by this equation should not exceed 2.5 MHz in order to comply with the specification for this interface, IEEE 802.3ae-2002. To prevent MDC from being out of specification, the Clock Divide[4:0] value powers up at 00000, and while this value is in the register, it is impossible to enable the MDIO Interface.

Access to the MDIO Interface through the management interface is depicted in the timing diagram in Figure 7-4.



^{*} If a read transaction is initiated, the host_rd_data bus is valid at the point indicated. If a write transaction is initiated, the host_wr_data bus must be valid at the indicated point. Simultaneous read and write is not permitted.

Figure 7-4: MDIO Access Through the Management Interface

For MDIO transactions, the following points apply:

host_miim_sel is '1'



- host_opcode maps to the OP (opcode) field of the MDIO frame
- host_addr maps to the two address fields of the MDIO frame; PRTAD is host_addr[9:5], and DEVAD is host_addr[4:0]
- host_wr_data[15:0] maps into the address/data field of the MDIO frame when performing an address operation or a write operation
- The address/data field of the MDIO frame maps into host_rd_data[15:0] when performing a read operation or a read/increment operation.

The MAC core signals to the host that it is ready for an MDIO transaction by asserting host_miim_rdy. A read or write transaction on the MDIO is initiated by a pulse on the host_req signal. This pulse is ignored if the MDIO interface already has a transaction in progress.

The MAC core then deasserts the host_miim_rdy signal while the transaction across the MDIO Interface is in progress. When the transaction across the MDIO Interface has been completed, the host_miim_rdy signal will be asserted by the MAC core; if the transaction is a read operation or a read/increment operation, the data will also be available on the host_rd_data[15:0] bus at this time.

The ports of the MDIO interface itself are shown in Table 7-11.

Name	Direction	Description
mdc	Output	MDIO Clock.
mdio_in	Input	MDIO Input.
mdio_out	Output	MDIO Output.
mdio_tri	Output	MDIO Tristate. "1" disconnects the output driver from the MDIO bus.

Table 7-11: MDIO Interface Ports

The bidirectional data signal MDIO is implemented as three unidirectional signals. These can be used to drive a tri-state buffer either in the FPGA SelectIO buffer on in a separate device. Figure 7-5 illustrates the used of a SelectIO tri-state buffer as the bus interface.




Figure 7-5: Using a SelectIO Tri-state Buffer to Drive MDIO

There are four different transaction types for MDIO and they are described in the next four sections. In these sections, the following abbreviations apply:

PRE - preamble



- ST start
- **OP** operation code
- PRTAD port address
- **DEVAD** device address
- TA turnaround.

Set Address Transaction




Figure 7-6: MDIO Set Address Transaction

Figure 7-6 shows an Address transaction; this is defined by OP="00." This is used to set the internal 16-bit address register of the PHY device for subsequent data transactions. This is called the "current address" in the following sections.

Write Transaction




Figure 7-7: MDIO Write Transaction

Figure 7-7 shows a Write transaction; this is defined by OP="01." The PHY device takes the 16-bit word in the Data field and writes it to the register at the current address.

Read Transaction




Figure 7-8: MDIO Read Transaction

Figure 7-8 shows a Read transaction; this is defined by OP="11." The PHY device returns the 16-bit word from the register at the current address.

Post-read-increment-address Transaction




Figure 7-9: MDIO Read-and-increment Transaction

Figure 7-9 shows a Post-read-increment-address transaction; this is defined by OP="10." The PHY device returns the 16-bit word from the register at the current address then increments the current address. This allows sequential reading or writing by a STA master of a block of register addresses.

For details of the register map of PHY layer devices and a fuller description of the operation of the MDIO Interface itself, see IEEE specification 802.3ae-2002.

The Configuration Vector

If the optional Management interface is omitted from the core, all of relevant configuration signals are brought out of the core. These signals are bundled into the configuration_vector signal. The bit mapping of the signals are defined in Table 7-12. See the corresponding entry in the configuration register tables for the full description of each signal.

Note that the configuration vector signals can be changed by the user at any time; however, with the exception of the reset signals and the flow control configuration



signals, they will not take effect until the current frame has completed transmission or reception.

Table 7-12: configuration_vector Bit Definitions

Bit(s)	Clock	Description
47: 0	rx_clk0	Pause frame MAC Source Address[47:0]. This address shall be used by the MAC core to match against the Destination Address of any incoming flow control frames, and as the Source Address for any outbound flow control frames.
		This address does not have any affect on frames passing through the main transmit and receive data paths of the MAC.
		The address is ordered such that the first byte transmitted or received is the least significant byte in the register; for example, a MAC address of AA-BB-CC-DD-EE-FF will be stored in byte [47:0] as 0xFFEEDDCCBBAA.
48	rx_clk0	Receiver VLAN Enable. When this bit is set to "1," VLAN frames will be accepted by the receiver.
49	rx_clk0	Receiver Enable. When this bit is set to "1," the receiver will be operational. When "0," the receiver will ignore activity on the physical interface RX port.
50	rx_clk0	Receiver In-band FCS Enable. When this bit is "1," the MAC receiver will pass the FCS field up to the client as described in "Reception with In-band FCS Passing," page 51. When it is "0," the MAC receiver will not pass the FCS field. In both cases, the FCS field will be verified on the frame.
51	rx_clk0	Receiver Jumbo Frame Enable. When this bit is "0," the receiver will not pass frames longer than the maximum legal frame size specified in IEEE 802.3-2002. When it is "1," the receiver will not have an upper limit on frame size.
52	N/A	Receiver Reset. When this bit is "1," the receiver is held in reset.
		This signal is an input to the reset circuit for the receiver block. See "Reset Circuits," page 100 for more information.
53	tx_clk0	Transmitter LAN/WAN Mode. When this bit is "1," the transmitter will automatically insert idles into the Inter Frame Gap to reduce the average data rate to that of the OC-192 SONET payload rate (WAN mode). When this bit is "0," the transmitter will use standard Ethernet Inter Frame Gaps (LAN mode).



Table 7-12: configuration_vector Bit Definitions (Continued)

Bit(s)	Clock	Description
54	tx_clk0	Transmitter Interframe Gap Adjust enable. When this bit is "1," the transmitter will read the value of the TX_IFG_DELAY port and set the Inter Frame Gap accordingly. If it is set to "0," the transmitter will insert a minimum Inter Frame Gap.
		This bit is ignored if bit 53 (Transmitter LAN/WAN Mode) is set to "1."
55	tx_clk0	Transmitter VLAN Enable. When this bit is set to "1," the transmitter will allow the transmission of VLAN tagged frames.
56	tx_clk0	Transmitter Enable. When this bit is set to "1," the transmitter will be operational. When set to "0," the transmitter will be disabled.
57	tx_clk0	Transmitter In-Band FCS Enable. When this bit is "1," the MAC transmitter will expect the FCS field to be pass in by the client as described in "Transmission with In-Band FCS Passing," page 39. When it is "0," the MAC transmitter will append padding as required, compute the FCS and append it to the frame.
58	tx_clk0	Transmitter Jumbo Frame Enable. When this bit is "1," the MAC transmitter will allow frames larger than the maximum legal frame length specified in IEEE 802.3-2002 to be sent. When set to "0," the MAC transmitter will only allow frames up to the legal maximum to be sent.
59	N/A	Transmitter Reset. When this bit is "1," the MAC transmitter is held in reset.
		This signal is an input to the reset circuit for the transmitter block. See "Reset Circuits," page 100 special for more information.
60	rx_clk0	Receive Flow Control Enable. When this bit is "1," received flow control frames will inhibit the transmitter operation as described in "Receiving a Pause Frame," page 56. When it is "0," received flow frames are passed up to the client.
61	tx_clk0	Transmit Flow Control Enable. When this bit is "1," asserting the PAUSE_REQ signal shall cause the MAC core to send a flow control frame out from the transmitter as described in "Transmitting a Pause Frame," page 56. When this bit is "0," asserting the PAUSE_REQ signal will have no effect.



Table 7-12: configuration_vector Bit Definitions (Continued)

Bit(s)	Clock	Description
62	tx_clk0	Deficit Idle Count Enable. When this bit is set to '1', the core will reduce the IFG as described in IEE 803.2ae-2002 46.3.1.4 Option 2 to support the maximum data transfer rate.
		When this bit is set to '0', the core always stretches the IFG to maintain start alignment.
		This bit is cleared and has no effect if WAN Mode, In- Band FCS or Inter-Frame Gap Adjust are enabled.
63	-	Reserved. Tie to "0."
64	tx_clk0	Reconciliation Sublayer Fault Inhibit. When this bit is "0," the reconciliation sublayer will transmit ordered sets as laid out in 802.3ae-2002; that is, when the RS is receiving local fault ordered sets, it will transmit Remote Fault ordered sets. When it is receiving Remote Fault ordered sets, it will transmit idle code words. When this bit is "1," the Reconciliation Sublayer will always transmit the data presented to it by the MAC, regardless of whether fault ordered sets are being received.
65	tx_clk0	Transmitter Preserve Preamble Enable. When this bit is set to "1," the MAC transmitter will preserve the custom preamble field presented on the Client Interface. When it is "0," the standard preamble field specified in IEEE 802.3-2002 will be transmitted.
66	rx_clk0	Receiver Preserve Preamble Enable. When this bit is set to "1," the MAC receiver will preserve the preamble field on the received frame. When it is "0," the preamble field is discarded as specified in IEEE 802.3-2002.

Note: The "Clock" heading denotes which clock domain the configuration signal is registered into before use by the core. It is not necessary to drive the signal from this clock domain.

Statistics Vectors

Transmit

The statistics for the frame transmitted are contained within the tx_statistics_vector. The vector is synchronous to the transmitter clock, tx_clk0 and is driven following frame transmission. The bit field definition for the vector is defined in Table 7-13.



All bit fields, with the exception of byte_valid, are valid only when the tx_statistics_valid is asserted. This is illustrated in Figure 7-10. byte_valid is significant on every tx_clk0 cycle.




Figure 7-10: Transmitter Statistics Output Timing

Table 7-13: Transmit Statistics Vector Bit Description

Bit	Name	Description
24	pause_frame_transmitted	Asserted if the previous frame was a pause frame that was initiated by the MAC in response to a pause_req assertion.
23 to 20	bytes_valid	The number of MAC frame bytes transmitted on the last clock cycle (DA to FCS inclusive). This can be between 0 and 8. This is valid on every clock cycle, it is not validated by tx_statistics_valid.
		Note that the information for the bytes_valid field is sampled at a different point in the transmitter pipeline than the rest of the tx_statistics_vector bits.
19	vlan_frame	Asserted if the previous frame contained a VLAN identifier in the Length/Type field and transmitter VLAN operation is enabled.
18 to 5	frame_length_count	The length of the previously transmitted frame in bytes. The count will stick at 16383 for any Jumbo frames larger than this value.
4	control_frame	Asserted if the previous frame had the special MAC Control Type code 88-08 in the Length/Type field.
3	underrun_frame	Asserted if the previous frame transmission was terminated due to an underrun error.



Table 7-13: Transmit Statistics Vector Bit Description (Continued)
--

Bit	Name	Description
2	multicast_frame	Asserted if the previous frame contained a multicast address in the Destination Address field.
1	broadcast_frame	Asserted if the previous frame contained the broadcast address in the Destination Address field.
0	successful_frame	Asserted if the previous frame was transmitted without error.

Receive

The statistics for the frame received are contained within the rx_statistics_vector. The vector is driven synchronously by the receiver clock, rx_clk0, following frame reception. The bit field definition for the vector is defined in Table 7-14.

All bit fields, with the exception of bytes_valid, are valid only when rx_statistics_valid is asserted. This is illustrated in Figure 7-11. bytes_valid is significant on every rx_clk0 cycle.




Figure 7-11: Receiver Statistics Output Timing



Table 7-14: Receive Statistics Vector Description

Bits	Name	Description
28	Length/Type Out of Range	Asserted if the Length/Type field contained a length value that did not match the number of MAC client data bytes received. Also high if the Length/Type field indicated that the frame contained padding but the number of client data bytes received was not equal to 64 bytes (minimum frame size).
27	bad_opcode	Asserted if the previous frame was error free, contained the special Control Frame identifier in the Length/Type field but contained an opcode that is unsupported by the MAC (any opcode other than PAUSE).
26	flow_control_frame	Asserted if the previous frame was error free, contained the Control Frame type identifier 88-08 in the Length/Type field, contained a Destination Address that matched either the MAC Control multicast address or the configured source address of the MAC, contained the PAUSE opcode and was acted on by the MAC.
25 to 22	bytes_valid	The number of MAC frame bytes received on the last clock cycle (DA to FCS inclusive). This can be between 0 and 8. This is valid on every clock cycle, it is not validated by rx_statistics_valid.
		Note that the information for the bytes_valid field is sampled at a different point in the transmitter pipeline than the rest of the rx_statistics_vector bits.
21	vlan_frame	Asserted if the previous frame contained a VLAN tag in the length/type field and VLAN operation was enabled in the receiver.
20	out_of_bounds	Asserted if the previous frame exceeded the maximum legal frame length specified in IEEE 802.3-2002. This is only asserted if jumbo frames are disabled.
19	control_frame	Asserted if the previous frame contained the MAC Control Frame identifier 88-08 in the Length/Type field.
18 to 5	frame_length_count	The length in bytes of the previous received frame. The count will stick at 16383 for any Jumbo frames larger than this value. If jumbo frames are disabled, the count will stick at 1518 for non-VLAN frames and 1522 for VLAN frames.



Table 7-14: Receive Statistics Vector Description (Continued)

Bits	Name	Description
4	multicast_frame	Asserted if the previous frame contained a multicast address in the Destination Address field.
3	broadcast_frame	Asserted if the previous frame contained the broadcast address in the Destination Address field.
2	fcs_error	Asserted if the previous frame received had an incorrect FCS value or the MAC detected error codes during frame reception.
1	bad_frame	Asserted if the previous frame received contained errors.
0	good_frame	Asserted if the previous frame received was error free.





Using Flow Control

This chapter describes the operation of the flow control logic of the core.

The flow control block is designed to Clause 31 of the *IEEE 802.3-2002* standard. The MAC may be configured to transmit pause requests and to act on their reception; these modes of operation can be independently enabled or disabled. See "Configuration Registers," page 60.

Overview of Flow Control

Flow Control Requirement

Figure 8-1 illustrates the requirement for Flow Control. The MAC at the right side of the figure has a reference clock slightly faster than the nominal 156.25MHz, and the MAC at the left side of the figure has a reference clock slightly slower than the nominal 156.25MHz. This results in the MAC on the left not being able to match the full line rate of the MAC on the right (due to clock tolerances). The left MAC is illustrated as performing a loopback implementation, which will result in the FIFO filling up over time. Without Flow Control, this FIFO eventually fills and overflows, resulting in the corruption or loss of Ethernet frames. Flow Control is one solution to this problem.




Figure 8-1: The Requirement for Flow Control



Flow Control Basics

A MAC may transmit a Pause Control frame to request that its link partner cease transmission for a defined period of time. For example, the MAC at the left side of Figure 8-1 may initiate a pause request when its client FIFO (illustrated) reaches a nearly full state.

A MAC should respond to received Pause Control frames by ceasing transmission of frames for the period of time defined in the received pause control frame. For example, the MAC at the right side of Figure 8-1 may cease transmission after receiving the Pause Control Frame transmitted by the left hand MAC. In a well designed system, the right MAC would cease transmission before the client FIFO of the left MAC overflowed. This provides time for the FIFO to be emptied to a safe level before normal operation resumes and safeguards the system against FIFO overflow conditions and frame loss.

Pause Control Frames

Control frames are a special type of Ethernet frame defined in Clause 31 of the *IEEE 802.3*-standard. Control frames are identified from other frame types by a defined value placed into the Length/Type field (the MAC Control Type code). Control frame format is illustrated in Figure 8-2.




Figure 8-2: MAC Control Frame Format

A Pause Control frame is a special type of Control frame, identified by a defined value placed into the MAC Control OPCODE field.

Note: MAC Control OPCODES other than for Pause (Flow Control) frames have recently been defined for Ethernet Passive Optical Networks.

The MAC Control Parameter field of the Pause Control frame contains a 16-bit field which contains a binary value directly relating to the duration of the pause. This defines the number of *pause_quantum* (512 bit times of the particular implementation). For 10-Gigabit Ethernet, a single *pause_quantum* corresponds to 51.2 ns.



Flow Control Operation of the 10-Gigabit MAC

Transmitting a PAUSE Control Frame

Core-initiated Pause Request

If the MAC core is configured to support transmit flow control, the client may initiate a pause control frame by asserting the pause_req_signal. Figure 8-3 displays this timing.




Figure 8-3: Pause Request Timing

This action causes the core to construct and transmit a pause control frame on the link with the following MAC Control frame parameters (see Figure 8-2):

- The Destination Address used is an IEEE802.3 globally assigned multicast address (which any Flow Control capable MAC will respond to).
- The Source Address used is the configurable Pause Frame MAC Address (see "Configuration Registers," page 60).
- The value sampled from the pause_val[15:0] port at the time of the pause_req assertion will be encoded into the MAC Control Parameter field to select the duration of the pause (in units of pause_quantum).

If the transmitter is currently inactive at the time of the pause request, then this pause control frame is transmitted immediately. If the transmitter is currently busy then the current frame being transmitted is allowed to complete; the pause control frame will then follow in preference to any pending client supplied frame.

A pause control frame initiated by this method will be transmitted even if the transmitter itself has ceased transmission in response to receiving an inbound pause request.

Note: Only a single pause control frame request is stored by the transmitter: if the pause_req signal is asserted numerous times in a short time period (before the control pause frame transmission has had a chance to begin), then only a single pause control frame will be transmitted. The pause_val[15:0] value used will be the most recent value sampled.

Client-initiated Pause Request

For maximum flexibility, flow control logic can be disabled in the core (see "Configuration Registers," page 60) and alternatively implemented in the client logic connected to the core. Any type of Control frame can be transmitted through the core via the client interface using the same transmission procedure as a standard Ethernet frame (see "Normal Frame Transmission," page 38).



Receiving a Pause Control Frame

Core-initiated Response to a Pause Request

An error free Control frame is a received frame matching the format of Figure 8-2. It must pass all standard receiver frame checks (e.g. FCS field checking); in addition, the control frame received must be exactly 64-bytes in length (from destination address through to the FCS field inclusive: this is minimum legal Ethernet MAC frame size and the defined size for control frames).

Any control frame received that does not conform to these checks contains an error and it is passed to the receiver client with the rx bad frame signal asserted.

Pause Frame Reception Disabled

When pause control reception is disabled (see "Configuration Registers," page 60), then an error free control frame is received through the client interface with the rx_good_frame signal asserted. In this way, the frame is passed to the client logic for interpretation (see "Receiving a Pause Frame," page 56).

Pause Frame Reception Enabled

When pause control reception is enabled (see "Configuration Registers," page 60), and an error-free frame is received by the MAC core, the following frame decoding functions are performed:

- 1. The Destination Address field is matched against the IEEE802.3 globally assigned multicast address or the configurable Pause Frame MAC Address (see "Configuration Registers," page 60).
- 2. The Length/Type field is matched against the MAC Control Type code.
- 3. The opcode field contents are matched against the PAUSE opcode.

If any of the above checks are false, the frame is ignored by the Flow Control logic and passed up to the client logic for interpretation by marking it with rx_good_frame asserted. It is then the responsibility of the MAC client logic to decode, act on (if required) and drop this control frame.

If all the above checks are true, the 16-bit binary value in the MAC Control Parameters field of the control frame is then used to inhibit transmitter operation for the required number of $pause_quantum$. This inhibit is implemented by delaying the assertion of tx_ack at the transmitter client interface until the requested pause duration has expired. Because the received pause frame has been acted upon, it is passed to the client with rx_bad_frame asserted to indicate to the client that can now be dropped.

Note: Any frame in which the Length/Type field contains the MAC Control Type in the Length/Type field should be dropped by the receiver client logic; All Control frames are indicated by rx_statistic_vector bit 19 (see "Receive," page 77).

Client initiated response to a pause request

For maximum flexibility, flow control logic can be disabled in the core (see "Configuration Registers," page 60) and alternatively implemented in the client logic connected to the core. Any type of error free Control frame will then be passed through the core with the rx_good_frame signal asserted. In this way, the frame is passed to the client for interpretation. It is then the responsibility of the client to drop this control frame and to act on it by ceasing transmission through the core, if applicable.



Flow Control Implementation Example

This explanation is intended to describe a simple (but crude) example of a Flow Control implementation to introduce the concept.

Consider the system illustrated in Figure 8-1. To recap, the MAC on the left hand side of the figure cannot match the full line rate of the right hand MAC due to clock tolerances. Over time, the FIFO illustrated will fill and overflow. The aim is to implement a Flow Control method which will, over a long time period, reduce the full line rate of the right hand MAC to average that of the lesser full line rate capability of the left hand MAC.

Method

- 1. Choose a FIFO nearly full occupancy threshold (7/8 occupancy is used in this description but the choice of threshold is implementation specific). When the occupancy of the FIFO exceeds this occupancy, initiate a single pause control frame with 0xFFFF used as the pause_quantum duration (0xFFFF is placed on pause_val[15:0]). This is the maximum pause duration. This will cause the right hand MAC to cease transmission and the FIFO of the left hand MAC will start to empty.
- 2. Choose a second FIFO occupancy threshold (3/4 is used in this description but the choice of threshold is implementation specific). When the occupancy of the FIFO falls below this occupancy, initiate a second pause control frame with 0x0000 used as the <code>pause_quantum</code> duration (0x0000 is placed on <code>pause_val[15:0]</code>). This indicates a zero pause duration, and upon receiving this pause control frame, the right hand MAC will immediately resume transmission (it does not wait for the original requested pause duration to expire). This pause control frame can therefore be considered a "pause cancel" command.



Operation

Figure 8-4 illustrates the FIFO occupancy over time.




Figure 8-4: Flow Control Implementation Triggered from FIFO Occupancy

- 1. The average FIFO occupancy of the left hand MAC gradually increases over time due to the clock tolerances. At point A, the occupancy has reached the threshold of 7/8 occupancy. This triggers the maximum duration pause control frame request.
- Upon receiving the pause control frame, the right hand MAC ceases transmission.
- 3. After the right hand MAC ceases transmission, the occupancy of the FIFO attached to the left hand MAC rapidly empties. The occupancy falls to the second threshold of 3/4 occupancy at point B. This triggers the zero duration pause control frame request (the pause cancel command).
- 4. Upon receiving this second pause control frame, the right hand MAC resumes transmission.
- 5. Normal operation resumes and the FIFO occupancy again gradually increases over time. At point C, this cycle of Flow Control repeats.



Constraining the Core

This chapter describes how to constrain a design containing the 10-Gigabit Ethernet MAC core. This is illustrated by the User Constraint File (UCF) delivered with the core at generation time. See the 10-Gigabit Ethernet MAC Getting Started Guide for a complete description of the CORE Generator output files.

Not all constraints will be relevant for a particular implementation of the core; consult the UCF created with the core instance to see exactly what constraints are relevant.

Device, Package, and Speedgrade Selection

This line selects the part to be used in the implementation run. Change this line so that it matches the part intended for the final application.

```
# set the part and package
CONFIG PART = 2vp20ff1152-6;
```

The 10-Gigabit Ethernet MAC core can be implemented in the Virtex[™]-II and Virtex-II Pro family devices with speedgrade -5 or faster, Virtex-4 family devices with speedgrade -10 or faster, and Virtex-5 family devices with speed grade of -1 or faster.

Clock Frequencies, Clock Management, and Placement

The core can have up to three clock domains; the transmit clock domain, derived from the gtx_clk signal, the receive clock domain, derived from the xgmii_rx_clk signal, and the host clk domain.

This section sets the period of the transmit clock and sets the attributes of the DCM used in the example design.

```
# Main receive clock/period constraints
NET "xgmii_rx_clk" TNM_NET = "xgmacrxgrp";
NET "*rx clk0*" TNM NET = "xgmacrxgrp";
```



```
TIMESPEC "TS_xgmacrx" = PERIOD "xgmacrxgrp" 6400 ps HIGH 50 %;

# Set up DCM for receive side
INST "*rx_dcm" DLL_FREQUENCY_MODE = LOW;
INST "*rx_dcm" DUTY_CYCLE_CORRECTION = TRUE;
INST "*rx_dcm" CLK_FEEDBACK = 1X;
INST "*rx_dcm" CLKOUT PHASE SHIFT = FIXED;
```

This section sets the period of the receive clock and sets the attributes of the DCM used in the example design.

```
# ****** Please CHECK this constraint. *****
#
# Please check this constraint with reference to the
# "LogiCORE Ten Gigabit Ethernet MAC User Guide".
INST "*rx_dcm" PHASE_SHIFT = 54; # DCM Phase Shift offset for
# xc2v1000fq456-5 Device.
```

This constraint sets a phase shift on the main output of the system DCM with respect to the input clock. This is used to obtain clock/data alignment on the inbound receive interface, whether XGMII or 64-bit SDR. See Chapter 10, "Special Design Considerations" for a description of the clock scheme and Appendix C, "Calculating the DCM Fixed Phase-shift Value" for instructions on how to set the phase shift value.

```
# The host clock can run at a maximum frequency of 133MHz.
NET "*host_clk_int" TNM_NET = "xgmachostgrp";
TIMESPEC "TS host clk" = PERIOD "xgmachostgrp" 7518 ps HIGH 50 %;
```

These two constraints set the period of the clock for the management section.

XGMII Constraints

```
# Ten Gigabit Ethernet MAC core constraints
# Route from falling edge to rising edge flip-flops
INST"*xqmac core/BU2/U0/rsqen/G RX.G XGMII.xqmii receiver/rxd falling reclock*.reclock rxd
falling/i reg i" TNM = "xgmiirxfalling grp";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxc_falling_reclock*.reclock_rxc
falling/i reg i" TNM = "xgmiirxfalling grp";
# 2.5 ns is IEEE-802.3ae specified minimum falling to rising edge time
TIMESPEC "TS xgmiirxfalling" = FROM "xgmiirxfalling grp" 2.0 ns;
\# U_SET and RLOC definitions for time critical blocks
# Note: if more than one XGMAC core is instanced in a design, these definitions
#
       will need to be replicated to allow unique U SET names to be given to
#
       each core instance.
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[32].reclock
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset32";
INST"*xqmac core/BU2/U0/rsqen/G RX.G XGMII.xqmii receiver/rxd falling reclock[32].reclock
rxd falling/o reg i" U SET = "xgmac rxd falling uset32";
INST"*xqmac core/BU2/U0/rsqen/G RX.G XGMII.xqmii receiver/rxd falling reclock[33].reclock
rxd falling/i reg i" U SET = "xgmac rxd falling uset33";
```



```
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[33].reclock
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset33";
INST"*xgmac core/BU2/U0/rsqen/G RX.G XGMII.xgmii receiver/rxd falling reclock[34].reclock
rxd falling/i reg i" U SET = "xgmac rxd falling uset34";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[34].reclock_
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset34";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[35].reclock_
rxd falling/i reg i" U SET = "xgmac rxd falling uset35";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[35].reclock
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset35";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[36].reclock
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset36";
INST"*xgmac core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[36].reclock_
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset36";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[37].reclock_
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset37";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[37].reclock_
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset37";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[38].reclock_
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset38";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[38].reclock
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset38";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[39].reclock
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset39";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[39].reclock_
rxd falling/o reg i" U SET = "xgmac rxd falling uset39";
INST"*xqmac core/BU2/U0/rsqen/G RX.G XGMII.xqmii receiver/rxd falling reclock[40].reclock
rxd falling/i reg i" U SET = "xgmac rxd falling uset40";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[40].reclock_
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset40";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[41].reclock_
rxd falling/i reg i" U SET = "xgmac rxd falling uset41";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[41].reclock
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset41";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[42].reclock
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset42";
INST"*xgmac core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[42].reclock_
rxd falling/o reg i" U SET = "xgmac rxd falling uset42";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[43].reclock_
rxd falling/i reg i" U SET = "xgmac rxd falling uset43";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[43].reclock_
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset43";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[44].reclock_
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset44";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[44].reclock
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset44";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[45].reclock
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset45";
```



```
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[45].reclock
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset45";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[46].reclock
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset46";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[46].reclock_
rxd falling/o reg i" U SET = "xgmac rxd falling uset46";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[47].reclock_
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset47";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[47].reclock_
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset47";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[48].reclock_
rxd falling/i reg i" U SET = "xgmac rxd falling uset48";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[48].reclock
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset48";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[49].reclock_
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset49";
INST"*xgmac core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[49].reclock_
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset49";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[50].reclock_
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset50";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[50].reclock_
rxd falling/o reg i" U SET = "xgmac rxd falling uset50";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[51].reclock_
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset51";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[51].reclock_
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset51";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[52].reclock
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset52";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[52].reclock_
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset52";
INST"*xgmac core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[53].reclock_
rxd falling/i reg i" U SET = "xgmac rxd falling uset53";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[53].reclock_
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset53";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[54].reclock_
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset54";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[54].reclock
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset54";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[55].reclock
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset55";
INST"*xgmac core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[55].reclock_
rxd falling/o reg i" U SET = "xgmac rxd falling uset55";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[56].reclock_
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset56";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[56].reclock_
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset56";
```



```
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[57].reclock
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset57";
INST"*xgmac core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[57].reclock_
rxd falling/o req i" U SET = "xqmac rxd falling uset57";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[58].reclock_
rxd falling/i reg i" U SET = "xgmac rxd falling uset58";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[58].reclock_
rxd falling/o reg i" U SET = "xgmac rxd falling uset58";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[59].reclock_
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset59";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[59].reclock
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset59";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[60].reclock
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset60";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[60].reclock_
rxd falling/o reg i" U SET = "xgmac rxd falling uset60";
INST"*xqmac core/BU2/U0/rsqen/G RX.G XGMII.xqmii receiver/rxd falling reclock[61].reclock
rxd falling/i reg i" U SET = "xgmac rxd falling uset61";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[61].reclock_
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset61";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxd_falling_reclock[62].reclock_
rxd falling/i reg i" U SET = "xgmac rxd falling uset62";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[62].reclock
rxd_falling/o_reg_i" U_SET = "xgmac_rxd_falling_uset62";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxd falling reclock[63].reclock
rxd_falling/i_reg_i" U_SET = "xgmac_rxd_falling_uset63";
INST"*xqmac core/BU2/U0/rsqen/G RX.G XGMII.xqmii receiver/rxd falling reclock[63].reclock
rxd falling/o reg i" U SET = "xgmac rxd falling uset63";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxc_falling_reclock[4].reclock_r
xc falling/i reg i" U SET = "xgmac rxc falling uset4";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxc_falling_reclock[4].reclock_r
xc_falling/o_reg_i" U_SET = "xgmac_rxc_falling_uset4";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxc_falling_reclock[5].reclock_r
xc_falling/i_reg_i" U_SET = "xgmac_rxc_falling_uset5";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxc falling reclock[5].reclock r
xc_falling/o_reg_i" U_SET = "xgmac_rxc_falling_uset5";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rxc falling reclock[6].reclock r
xc_falling/i_reg_i" U_SET = "xgmac_rxc_falling_uset6";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxc_falling_reclock[6].reclock_r
xc falling/o reg i" U SET = "xgmac rxc falling uset6";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxc_falling_reclock[7].reclock_r
xc falling/i reg i" U SET = "xgmac rxc falling uset7";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rxc_falling_reclock[7].reclock_r
xc_falling/o_reg_i" U_SET = "xgmac_rxc_falling_uset7";
INST"*xgmac_core/BU2/U0/rsgen/G_RX.G_XGMII.xgmii_receiver/rx?_falling_reclock*.reclock_rx?
falling/i reg i" RLOC = "X0Y0";
INST"*xgmac core/BU2/U0/rsgen/G RX.G XGMII.xgmii receiver/rx? falling reclock*.reclock rx?
_falling/o_reg_i" RLOC = "X1Y0";
```



These constraints provide placement control around the timing-critical falling-torising edge transition in the XGMII implementation.

Flow-control Constraints

These constraints cover paths that cross from the receive clock domain into the transmit clock domain in the flow control group.

Management Constraints

Configuration Registers

```
# MANAGEMENT CONSTRAINTS
# Please do not edit these constraints.
### Configuration and status registers ###
# Clock domain crossings into and out of the configuration/status registers
INST "*xgmac core/BU2/U0/G HOST.managen/conf/fc out *" TNM = "xgmac config regs";
INST "*xgmac_core/BU2/U0/G_HOST.managen/conf/rx0_out_*" TNM = "xgmac_config_regs";
INST "*xgmac_core/BU2/U0/G_HOST.managen/conf/rx1_out_*" TNM = "xgmac_config_regs";
INST "*xgmac_core/BU2/U0/G_HOST.managen/conf/tx_out_*" TNM = "xgmac_config_regs";
INST "*xgmac_core/BU2/U0/G_HOST.managen/conf/rs_out_*" TNM = "xgmac_config_regs";
TIMESPEC "TS_config_to_tx" = FROM "xgmac_config_regs" TO "xgmactxgrp" TIG;
TIMESPEC "TS config to rx" = FROM "xgmac config regs" TO "xgmacrxgrp" TIG;
# False paths from Reconciliation sublayer to the management status regs
INST "*xgmac core/BU2/U0/rsgen/local fail reg" TNM = "xgmac rs tig grp";
INST "*xgmac_core/BU2/U0/rsgen/remote_fail_reg" TNM = "xgmac_rs_tig_grp";
TIMESPEC "TS_rs_tig" = FROM "xgmac_rs_tig_grp" TO "xgmac_config_regs" TIG;
```

These constraints cover the clock-domain crossings from the management clock domain into the transmit and receive clock domains and from the reconciliation sublayer back into the management clock domain.

Statistic Counters

```
### Statistics ###
# Cover the clock domain crossing into and out of the host clock domain; needs
# to be limited to a single tx/rx clock period to guarantee the statistics
# data is stable at the host-side registers on a read.
INST "*xgmac_core/BU2/U0/G_HOST.managen/i1.stat/rx_data_reclock_*" TNM =
"xgmac stats rx to host sources";
```



```
TIMESPEC "TS stats rx to host" = FROM "xgmac stats rx to host sources" TO "xgmachostgrp"
6400 ps;
INST "*xgmac core/BU2/U0/G HOST.managen/i1.stat/tx data reclock *" TNM =
"xgmac stats tx to host sources";
INST "*xgmac_core/BU2/U0/G_HOST.managen/i1.stat/stat_add/data_high_*" TNM =
"xgmac stats tx to host sources";
INST "*xgmac_core/BU2/U0/G_HOST.managen/i1.stat/stat_add/data_low_*" TNM =
"xgmac stats tx to host sources";
TIMESPEC "TS stats tx to host" = FROM "xgmac stats tx to host sources" TO "xgmachostgrp"
6400 ps;
INST "*xgmac core/BU2/U0/G HOST.managen/address reg *" TNM = "xgmac stats host sources";
INST "*xgmac_core/BU2/U0/G_HOST.managen/request_reg" TNM = "xgmac_stats_host_sources";
INST "*xqmac core/BU2/U0/G HOST.managen/i1.stat/address rx *" TNM =
"xqmac stats rx sources";
INST "*xgmac_core/BU2/U0/G_HOST.managen/i1.stat/request_rx" TNM =
"xgmac_stats_rx_sources";
INST "*xgmac core/BU2/U0/G HOST.managen/i1.stat/address tx *" TNM =
"xgmac_stats_tx_sources";
INST "*xqmac core/BU2/U0/G HOST.managen/i1.stat/request tx" TNM =
"xqmac stats tx sources";
TIMESPEC "TS_stats_host_to_tx" = FROM "xgmac_stats_host_sources" TO
"xgmac_stats_tx_sources" 6400 ps DATAPATHONLY;
TIMESPEC "TS stats host to rx" = FROM "xgmac stats host sources" TO
"xgmac_stats_rx_sources" 6400 ps DATAPATHONLY;
NET "*xgmac core/BU2/U0/G HOST.managen/i1.stat/rx clk quarter small" TNM NET =
"stats rx slowgrp1";
NET "*xgmac_core/BU2/U0/G_HOST.managen/i1.stat/rx_we_reg" TNM_NET = "stats_rx_slowgrp2";
NET "*xgmac core/BU2/U0/G HOSTmanagen stat rx carry reset reg<*>" TNM NET =
"stats_rx_slowgrp2";
TIMESPEC TS slow rx1 = FROM "stats rx slowgrp1" TO "stats rx slowgrp1" TS xgmacrx * 2.0;
TIMESPEC TS_slow_rx2 = FROM "stats_rx_slowgrp2" TO "stats_rx_slowgrp1" TS_xgmacrx * 2.0;
NET "*xgmac core/BU2/U0/G HOST.managen/i1.stat/tx clk quarter small" TNM NET =
"stats tx slowgrp1";
NET "*xqmac core/BU2/U0/G HOST.managen/i1.stat/tx we req" TNM NET = "stats tx slowqrp2";
NET "*xgmac core/BU2/U0/G HOST.managen/i1.stat/tx carry reset reg<*>" TNM NET =
"stats_tx_slowgrp2";
TIMESPEC TS slow tx1 = FROM "stats tx slowgrp1" TO "stats tx slowgrp1" TS xgmactx * 2.0;
TIMESPEC TS_slow_tx2 = FROM "stats_tx_slowgrp2" TO "stats_tx_slowgrp1" TS_xgmactx * 2.0;
```

This section constrains the statistic counter logic. As well as clock domain crossings from management clock to and from transmit and receive clock domains, there are multi-cycle paths covered in these constraints.

MDIO Interface

```
# The constraint on the clock period for the MDIO block is half the
MDC
# minimum period of 400 ns; the turnaround phase of a read operation
leads
# to a half-cycle operation in the middle of the transaction.
NET "*xgmac_core/BU2/U0/G_HOST.managen/mdio_master_i/mdc_ce" TNM =
"mdc grp";
```



```
TIMESPEC "TSmdc" = FROM "mdc grp" TO "mdc grp" 200 ns;
```

This section constrains the low-speed MDIO logic.

Reset Paths

This section constrains the synchronized reset paths in the core. See "Reset Circuits" on page 100 for a discussion of this logic.

I/O Constraints

```
# I/O constraints
# Ensure that XGMII DDR registers are placed in IOBs
# and utilize the HSTL I voltage standard.
INST "*txd_ddr*" IOB = "TRUE";
NET "xgmii_txd<*>" IOSTANDARD = "HSTL_I";
INST "*txc ddr*" IOB = "TRUE";
NET "xgmii_txc<*>" IOSTANDARD = "HSTL I";
INST "*tx clk ddr" IOB = "TRUE";
NET "xqmii tx clk" IOSTANDARD = "HSTL I";
# Ensure that XGMII DDR registers are placed in IOBs
# and utilize the HSTL_I voltage standard.
NET "xgmii rx clk" IOSTANDARD = "HSTL I";
NET "xgmii_rx_clk" IOBDELAY
                            = "NONE";
NET "xgmii rxd<*>" IOSTANDARD = "HSTL I";
NET "xgmii rxd<*>" IOBDELAY
                           = "NONE";
INST "*xgmii_if/xgmii_rxd_core*" IOB
                                         = "TRUE";
INST "rxd_ddr*" IOB = "TRUE";
# XGMII RXC Constraints.
NET "xgmii_rxc<*>" IOSTANDARD = "HSTL_I";
NET "xgmii rxc<*>" IOBDELAY = "NONE";
INST "*xqmii if/xqmii rxc core*" IOB
                                         = "TRUE";
INST "rxc_ddr*" IOB = "TRUE";
```

These constraints set the I/O standards used for the SelectIO pads and ensure that the DDR registers are placed in the I/O buffer. This section will only be used in an XGMII implementation.



```
# Client Interface Constraints: place flip-flops in IOBs.
# NOTE: the Client Interface is not intended to be an
# external interface. I/O's are added in this example
# only to enable the core (as a standalone design) to be
# implemented by the Xilinx Software Tools.
# Please therefore remove the following constraints when
# instantiating the core in your own design.
INST "*xgmac_core/BU2/U0/G_FLOWCONTROL.flwctrl/tx/ack_out"
IOB="true";
# Both the rx_data and rx_data_valid registers picked up by this
constraint
INST "*xgmac core/BU2/U0/G RX.rxgen/data *" IOB="true";
INST "*xgmac_core/BU2/U0/G_RX.rxgen/error_detection/good_frame"
IOB="true";
INST "*xgmac_core/BU2/U0/G_RX.rxgen/error_detection/bad_frame"
IOB="true";
INST "*tx_statistics_valid"
                               IOB = "true";
INST "*tx_statistics_vector*"
                               IOB = "true";
INST "*rx_statistics_valid"
                               IOB = "true";
# Make all of the non-committed IOs default to a sensible standard
NET "reset" IOSTANDARD="LVCMOS25";
NET "tx underrun" IOSTANDARD="LVCMOS25";
NET "tx data<*>" IOSTANDARD="LVCMOS25";
NET "tx data valid<?>" IOSTANDARD="LVCMOS25";
NET "tx_start" IOSTANDARD="LVCMOS25";
NET "tx ack" IOSTANDARD="LVCMOS25";
INST "tx clk_obuf" IOSTANDARD="LVCMOS25";
NET "tx ifg delay<?>" IOSTANDARD="LVCMOS25";
NET "tx statistics vector<*>" IOSTANDARD="LVCMOS25";
NET "tx_statistics_valid" IOSTANDARD="LVCMOS25";
NET "pause_val<*>" IOSTANDARD="LVCMOS25";
NET "pause req" IOSTANDARD="LVCMOS25";
NET "rx data<*>" IOSTANDARD="LVCMOS25";
NET "rx data valid<?>" IOSTANDARD="LVCMOS25";
NET "rx good frame" IOSTANDARD="LVCMOS25";
NET "rx_bad_frame" IOSTANDARD="LVCMOS25";
INST "rx_clk_obuf" IOSTANDARD="LVCMOS25";
NET "rx statistics vector<*>" IOSTANDARD="LVCMOS25";
NET "rx_statistics_valid" IOSTANDARD="LVCMOS25";
NET "host clk" IOSTANDARD="LVCMOS25";
NET "host_opcode<?>" IOSTANDARD="LVCMOS25";
NET "host_addr<?>" IOSTANDARD="LVCMOS25";
NET "host_wr_data<*>" IOSTANDARD="LVCMOS25";
NET "host rd data<*>" IOSTANDARD="LVCMOS25";
NET "host_miim_sel" IOSTANDARD="LVCMOS25";
NET "host req" IOSTANDARD="LVCMOS25";
NET "host miim rdy" IOSTANDARD="LVCMOS25";
NET "mdc" IOSTANDARD="LVCMOS25";
NET "mdio_in" IOSTANDARD="LVCMOS25";
NET "mdio out" IOSTANDARD="LVCMOS25";
NET "mdio_tri" IOSTANDARD="LVCMOS25";
NET "configuration_vector<*>" IOSTANDARD="LVCMOS25";
INST "gtx_clk_ibufg" IOSTANDARD="LVCMOS25";
NET "xgmii_txd<*>" IOSTANDARD="LVCMOS25";
```



```
NET "xgmii_txc<?>" IOSTANDARD="LVCMOS25";
NET "xgmii_rx_clk" IOSTANDARD="LVCMOS25";
NET "xgmii_rxd<*>" IOSTANDARD="LVCMOS25";
NET "xgmii_rxc<?>" IOSTANDARD="LVCMOS25";
```

This section covers all of the remaining off-chip signals in the example design. Typically, most of these signals will in fact be connected to user logic in the FPGA rather than to IOBs so these constraints may be omitted.

Other Constraints

```
# Floorplanning constraints
# The constraints below should be used in larger devices. #
  eg. add these constraints if greater than xc2v1000
INST *managen* AREA GROUP = all;
#INST *managen* AREA_GROUP = all;
INST *flwctrl* AREA_GROUP = all;
INST *txgen* AREA_GROUP = all;
INST *rsgen* AREA_GROUP = all;
INST *rxgen* AREA GROUP = all;
INST *xgmii_receiver*i_reg* AREA_GROUP = all;
INST *xgmii_receiver*o_reg* AREA_GROUP = all;
AREA_GROUP all RANGE = SLICE_X0Y0:SLICE_X63Y79;
This section can be used to restrict the MAC core to a particular area of the chip.
This can help with timing closure in designs on large devices
```





Special Design Considerations

This chapter describes considerations that may apply in particular design cases.

Clocking

The clocking schemes shown in this section are illustrative only and may need some customization for a particular application.



External 32-bit DDR XGMII Interface: Virtex-II and Virtex-II Pro




Figure 10-1: Clock Management in Core with XGMII Interface

Figure 10-1 shows how the clocks are managed for a core with the XGMII interface. Both the gtx_clk and xgmii_rx_clk have a nominal frequency of 156.25 MHz. Note that the host_clk signal is not shown; this typically consumes another global clock buffer but this may be a pre-existing system clock in the user design.

Reducing Global Clock Buffer Utilization in XGMII Interfaces (Virtex-II)

The clock scheme shown above is fairly expensive in global clock buffer resources due to their use in providing both the in-phase and out-of-phase clocks for the DDR registers.

To halve the number of clock buffers used in the implementation of the XGMII interface, local inversion can be used to generate the out-of-phase clocks; simply assign



the invert of the main clock to the second clock port of the DDR registers. Figure 10-2 illustrates the technique for the transmit DDR registers. A similar technique is used for the receive DDR registers.




Figure 10-2: Using Local Inversion on XGMII Registers (Virtex-II)

Using this technique will have an impact on the timing slack at the XGMII interface; please consult the Virtex-II data sheet for the relevant timing specifications.

Reducing Global Clock Buffer Utilization in XGMII Interfaces (Virtex-II Pro)

The clock scheme shown above is fairly expensive in global clock buffer resources due to their use in providing both the in-phase and out-of-phase clocks for the DDR registers. Seven global clock buffers are used in the worst case.

To halve the number of clock buffers used in the implementation of the XGMII Interface, please consult Xilinx Application Note XAPP685, "High-Speed Clock



Architecture for DDR Designs Using Local Inversion," which can be obtained at: http://www.xilinx.com/bvdocs/appnotes/xapp685.pdf

Internal 64-bit SDR Interface

Clock management in this configuration is similar to that in the XGMII version of the core, with the exception of the CLK90/CLK270 outputs of the DCM, which are not required in the absence of source-centred data. An illustration is shown in Figure 10-3.




Figure 10-3: Clock Management for 64-bit SDR Interface

Reset Circuits

Internally, the core is divided up into clock/reset domains, which group together elements with the common clock and reset signals. The reset circuitry for one of these



domains is illustrated in Figure 10-4. This circuit provides controllable skews on the reset nets within the design.




Figure 10-4: Reset Circuit for a Single Clock/reset Domain

More information on the operation and rationale behind this circuit can be found in Ken Chapman's Xilinx TechXclusive, "Get Smart About Reset" at:

http://www.xilinx.com/support/techxclusives/global-techX19.htm

Multiple Core Instances

In a large design it may be necessary or desirable to have more than one instance of the 10-Gigabit Ethernet MAC core on a single FPGA. One possible clock scheme for two instance with XGMII interfaces is shown in Figure 10-5.

The transmit clock tx_clk0 may be shared amongst multiple core instances as illustrated, resulting in a common transmitter clock domain across the device.

A common receiver clock domain is not possible; each core will derive an independent receiver clock from its XGMII interface as shown.

Although not illustrated, if the optional Management Interface is used, HOST_CLK can also be shared between cores. The HOST_CLK signal consumes another BUFG global clock buffer resource.






Figure 10-5: Clock Management, Multiple Instances of the Core with XGMII

Clock management for multiple cores with the 64-bit SDR interface is similar to that for the XGMII interface.



Pin Location Considerations for XGMII Interface

The MAC core allows for a flexible pinout of the XGMII and the exact pin locations are left to the designer. In doing so, codes of practice and device restrictions must be followed.

Every Virtex-II and Virtex-II Pro device has eight separate IO Banks. Each IO Bank has Output Drive Source Voltage Pads (Vcco) that must be connected to the same external voltage reference. For XGMII, this must be 1.5 volts. This will force all IO pads within the bank to operate at this voltage level.

IO standards which use input differential amplifiers, including HSTL, require voltage reference inputs (Vref). These are automatically configured by the place and route tool onto predefined pins (see the *Virtex-II User Guide* or *Virtex-II Pro User Guide* for all devices and packages). Approximately one of every 12 IO pins within an IO bank will be configured as a Vref pin. For XGMII which uses HSTL_I, all Vref pins must be connected externally to 0.75 volts.

IOs should be grouped in their own separate clock domains. XGMII contains two of these: xgmii_rxd[31:0] and xgmii_rxc[3:0], which are centered with respect to xgmii_rx_clk; xgmii_txd[31:0] and xgmii_txc[3:0], which are centered with respect to xgmii_tx_clk. It is recommended that these be placed into separate IO Banks.

In addition, the skews associated with the IOB registers is lower on the East and West edges of the chip; placing the XGMII interface into the four banks on these edges will improve timing at the pins.

Unused IO pins in these banks, if tied to ground, will help to reduce jitter by providing a low impedance path for ground currents.

Interfacing to the Xilinx XAUI Core

The 10-Gigabit Ethernet MAC core can be integrated with the Xilinx XAUI core in a single device to provide the PHY interface for the MAC. The XAUI core uses the Virtex-II Pro RocketIOTM transceivers to reduce the pin count and extend the reach compared with the XGMII interface.

A description of the latest available IP Update containing the XAUI core and instructions on obtaining and installing the IP Update can be found on the Xilinx XAUI Core Product Page at

http://www.xilinx.com/systemio/xaui/index.htm

A data sheet and other documentation for the XAUI core can also be found at that URL.






Figure 10-6: 10-Gigabit Ethernet MAC Core Integrated with XAUI Core

Figure 10-6 illustrates the connections and clock management logic required to interface the 10-Gigabit Ethernet MAC core to the XAUI core. This shows that:

- Direct connections are made between the PHY-side interface of the 10-Gigabit Ethernet MAC and the client-side interface of the XAUI core.
- If the 10-Gigabit Ethernet MAC core instance has been customized with the management interface, then the MDIO port can be connected directly to the XAUI core MDIO port to access the embedded configuration and status registers.
- Both the transmit and receive sides of the XAUI core operate on a single clock domain. This single clock is used as the 156.25 MHz system clock for both cores and the transmitter and receiver logic in the 10-Gigabit Ethernet MAC core now operate in a single unified clock domain.

Note: This final point indicates that some simplification to the UCF for the 10-Gigabit Ethernet MAC core is possible. The constraints that refer to clock-domain crossings from the transmit clock domain to the receive clock domain and vice-versa may be safely removed (although will cause no harm if left).

For more information on clocks and RocketIO placement using the XAUI core, see the *LogiCORE XAUI User Guide*.



Implementing Your Design

This chapter describes how to simulate and implement your design containing the 10-Gigabit Ethernet MAC core.

Synthesis

XST: VHDL

In the CORE Generator tool project directory, there is a <code>xgmac_component_name.vho</code> file that is a component and instantiation template for the core. Use this to help instance the 10-Gigabit Ethernet MAC core into your VHDL source.

Once your entire design is complete, create:

- An XST project file top_level_module_name.prj listing all the user source code files
- An XST script file top_level_module_name.scr containing your required synthesis options.

To synthesize the design, run:

```
$ xst -ifn top_level_module_name.scr
```

See the *XST User Guide* for more information on creating project and synthesis script files, and running the xst program.

XST: Verilog

In the CORE Generator tool project directory, there is a module declaration for the 10-Gigabit Ethernet MAC core at:

```
project_directory/component_name/implement/component_name_mod.v
```

Use this module to help instance the 10--Gigabit Ethernet MAC core into your Verilog source.

Once your entire design is complete, create:

• An XST project file top_level_module_name.prj listing all the user source code files. Make sure you include

```
%XILINX%/verilog/src/iSE/unisim_comp.v
and
```

project_directory/component_name/implement/component_name_mod.v
as the first two files in the project list.



• An XST script file top_level_module_name.scr containing your required synthesis options.

To synthesize the design, run:

```
$ xst -ifn top level module name.scr
```

See the *XST User Guide* for more information on creating project and synthesis script files, and running the xst program.

Implementation

Generating the Xilinx Netlist

To generate the Xilinx netlist, the ngdbuild tools is used to translate and merge the individual design netlists into a single design database, the NGD file. Also merged at this stage is the UCF for the design. An example of the ngdbuild command is:

```
$ ngdbuild -sd path_to_xgmac_netlist -sd path_to_user_synth_results
\
-uc top_level_module_name.ucf top_level_module_name
```

Mapping the Design

To map the logic gates of the user design netlist into the CLBs and IOBs of the FPGA, run the map command. The map command writes out a physical design to an NCD file. An example of the map command is:

```
$ map -o top_level_module_name_map.ncd top_level_module_name.ngd \
top_level_module_name.pcf
```

Placing and Routing the Design

To place-and-route the user design's logic components (mapped physical logic cells) contained within an NCD file in accordance with the layout and timing requirements specified in the PCF file, the par command must be executed. The par command outputs the placed and routed physical design to an NCD file. An example of the par command is:

```
$ par top_level_module_name_map.ncd top_level_module_name.ncd \
   top_level_module_name.pcf
```

Static Timing Analysis

To evaluate timing closure on a design and create a Timing Report file (TWR) derived from static timing analysis of the Physical Design file (NCD), the tree command must be executed. The analysis is typically based on constraints included in the optional PCF file. An example of the tree command is:

```
$ trce -o top_level_module_name.twr top_level_module_name.ncd \
   top_level_module_name.pcf
```



Generating a Bitstream

To create the configuration bitstream (BIT) file based on the contents of a physical implementation file (NCD), the bitgen command must be executed. The BIT file defines the behavior of the programmed FPGA. An example of the bitgen command is:

```
$ bitgen -w top_level_module_name.ncd
```

Post-implementation Simulation

The purpose of post-implementation simulation is to verify that the design as implemented in the FPGA works as expected.

Generating a Simulation Model

To generate a chip-level simulation netlist for your design, the netgen command must be run.

For VHDL:

```
$ netgen -sim -ofmt vhdl -ngm top_level_module_name_map.ngm \
    -tm netlist top_level_module_name.ncd \
    top_level_module_name_postimp.vhd

For Verilog:
$ netgen -sim -ofmt verilog -ngm top_level_module_name_map.ngm \
    -tm netlist top_level_module_name.ncd \
    top level module name postimp.v
```

Using the Model

For information on setting up your simulator to use the pre-implemented model, please consult the Xilinx *Synthesis and Verification Design Guide*, included in your Xilinx software installation.

Other Implementation Information

For more information on the use of the Xilinx implementation tool flow including command line switches and options, please consult the software manuals that came with your Xilinx ISE software.





Directory Structure

This appendix provides a brief description of the files generated by the CORE Generator for the 10-Gigabit Ethernet MAC core. See the 10-Gigabit Ethernet MAC Getting Started Guide for detailed information.

CORE Generator Directory Structure

VHDL Design Flow

Figure A-1 shows the core directory structure for the 10-Gigabit Ethernet MAC core in a VHDL-based project.




Figure A-1: VHDL Directory Structure

Files and directories created by the CORE Generator are defined below. presents the CORE Generator project directory; <component_name> represents the component name entered on the 10-Gigabit Ethernet MAC core customization screen.

The implement and timing simulation directories are present *only* when the core is generated with a Full System Hardware Evaluation license or Full license.



ct_dir>

• <component name>.ngc

A binary Xilinx implementation netlist. Describes how the core is to be implemented. Used as input to the Xilinx Implementation Tools.

• <component_name>.vhd

VHDL structural simulation model. File used to support VHDL functional simulation of a core. The VHDL model passes customized parameters to the generic core simulation model.

• <component_name>.xco

As an output file, the XCO file is a log file which records the settings used to generate a particular core. An XCO file is generated by the CORE Generator for each core that it creates in the current project directory. An XCO file can also be used as an input to the CORE Generator.

• <component name>.xcp

As an output file, similar to the XCO file, except that it does not specify project-specific settings such as target architecture and output products.

<component_name>_flist.txt

A text file listing all of the output files produced when customized core was generated in the CORE Generator.

• <component_name>.vho

This contains a VHDL template for the core. This can be copied into the user design.

cproject_dir>/<component_name>

Contains the 10-Gigabit Ethernet MAC v8.0 release notes.

ten_gig_eth_mac_v8_0_release_notes.txt

component_name/doc

This directory contains the 10-Gigabit Ethernet MAC documentation.

- ten_gig_eth_mac_ds201.pdf
 Contains the 10-Gigabit Ethernet MAC Data Sheet.
- ten_gig_eth_mac_gsg146.pdf Contains the 10-Gigabit Ethernet MAC Getting Started Guide.
- ten_gig_eth_mac_ug148.pdf
 Contains the 10-Gigabit Ethernet MAC User Guide.

This directory contains the support files necessary for a VHDL implementation of the example design.

<component name> example design.vhd

The example design level VHDL file for the example design. The local link block is instanced along with the Address Swap block, if required.



- <component_name>_example_design.ucf
 The user constraints file (UCF) for the core and the example design.
- <component name>_local link.vhd

The local link level VHDL file. For cores without a simplex split this will instance the local link fifo in addition to the block level.

• <component_name>_block.vhd

The block level VHDL file. This instances the appropriate interface block and the MAC core.

• address_swap.vhd

The address swap VHDL file. This connects to the local link interface and swaps the destination and source addresses of frame.

• xgmii if.vhd

The XGMII interface VHDL file. This contains the DDR registers to implement the enternal XGMII interface.

physical_if.vhd

The Phy interface VHDL file. This contains the SDR registers to implement the 64-bit interface.

• client_loopback.vhd

The client loopback design example instanced in the local link level.

component_name/example_design/fifo

This directory contains the files for the FIFO that is instanced in the client_loopback example design.

• xgmac_fifo.vhd

The top level of the FIFO.

xgmac_fifo_pack.vhd

Component declarations for the FIFO.

rx fifo.vhd

The local link receive fifo wrapper. This implements the interface to the MAC receiver including frame dropping logic and has a local link interface for the receive channel.

• tx fifo.vhd

The local link transmit fifo. This implements the interface to the MAC transmitter including logic to initiate transmission when a full frame is stored in the FIFO andhas local link interface.

• fifo ram.vhd

This is a BRAM wrapper used by both FIFOs.

ct_dir>/<component_name>/implement

implement.sh

A UNIX shell script that processes the example design through the Xilinx tool flow.

implement.bat



A Windows batch file that processes the example design through the Xilinx tool flow.

xst.prj

The XST project file for the example design; it enumerates all the HDL files that need to be synthesized.

• xst.scr

The XST script file for the example design.

component_name/implement/results

This directory is produced by the implement scripts and is used to run the example design files and the <component_name>.ngc file through the Xilinx implementation tools. Once these are run it contains the following files for timing simulation.

routed.vhd

The back-annotated SimPrim based VHDL design. Used for timing simulation.

routed.sdf

The timing information for simulation is contained in this file.

c_dir>/<component_name>/simulation

• demo tb.vhd

This file is the VHDL demonstration test bench for the 10-Gigabit Ethernet MAC core.

simulate mti.do

A ModelSim macro file that compiles the example design sources and the structural simulation model then runs the functional simulation to completion.

wave mti.do

A ModelSim macro file that opens a wave windows and adds interesting signals to it. It is called used by the simulate_mti.do macro file.

• simulate ncsim.sh

A UNIX shell script that compiles the example design sources and the structural simulation model then runs the functional simulation to completion using NC-Sim.

wave_ncsim.sv

A NC-Sim macro file that opens a wave windows and adds interesting signals to it. It is called used by the simulate_ncsim.sh script.

simulate mti.do, simulate ncsim.sh

A ModelSim macro file that compiles the VHDL timing model and demo test bench then runs the timing simulation to completion.

• wave mti.do



A ModelSim macro file that opens a wave windows and adds interesting signals to it. It is called used by the simulate_mti.do macro file.

• simulate ncsim.sh

A UNIX shell script that compiles the example design sources and the timing model then runs the functional simulation to completion using NC-Sim.

• wave ncsim.sv

A NC-Sim macro file that opens a wave windows and adds interesting signals to it. It is called used by the simulate_ncsim.sh script.

Verilog Design Flow

Figure A-2 shows the core directory structure for the 10-Gigabit Ethernet MAC core in a VHDL project.




Figure A-2: Verilog Directory Structure

Files and directories created by the CORE Generator are described below. preject_dir>
represents the CORE Generator project directory; <component_name> represents the component name entered on the 10-Gigabit Ethernet MAC core customization screen.

The implement and timing simulation directories are only present when the core is generated with a full or a hardware evaluation license.

ct_dir>

<component name>.ngc

A binary Xilinx implementation netlist. Describes how the core is to be implemented. Used as input to the Xilinx Implementation Tools.

• <component name>.v

Verilog structural simulation model. File used to support Verilog functional simulation of a core. The Verilog model passes customized parameters to the generic core simulation model.



<component name>.xco

As an output file, the XCO file is a log file which records the settings used to generate a particular core. An XCO file is generated by the CORE Generator for each core that it creates in the current project directory. An XCO file can also be used as an input to the CORE Generator.

• <component name>.xcp

As an output file, similar to the XCO file, except that it does not specify project-specific settings such as target architecture and output products.

• <component name> flist.txt

A text file listing all of the output files produced when customized core was generated in the CORE Generator.

• <component_name>.veo

This contains a Verilog template for the core. This can be copied into the user design.

component_name>

Contains the 10-Gigabit Ethernet MAC v8.0 release notes.

ten_gig_eth_mac_v8_0_release_notes.txt

project_dir>/<component_name>/doc

This directory contains the 10-Gigabit Ethernet MAC documentation.

- ten_gig_eth_mac_ds201.pdf
 Contains the 10-Gigabit Ethernet MAC Data Sheet.
- ten_gig_eth_mac_gsg146.pdf Contains the 10-Gigabit Ethernet MAC Getting Started Guide.
- ten_gig_eth_mac_ug148.pdf Contains the 10-Gigabit Ethernet MAC User Guide.

This directory contains the support files necessary for a VHDL implementation of the example design.

- <component_name>_example_design.v
 The example design level Verilog file for the example design.
- <component_name>_example_design.ucf
 The user constraints file (UCF) for the core and the example design.
- address swap.v

The address swap Verilog file. This connects to the local link interface and swaps the destination and source addresses of frame.

xgmii if.v

The Xgmii interface Verilog file. This contains the DDR registers to implement the enternal XGMII interface.

• physical if.v



The Phy interface Verilog file. This contains the SDR registers to implement the 64-bit interface.

• client_loopback.v

The client loopback design example instanced in the local link level.

This directory contains the files for the FIFO that is instanced in the client_loopback example design.

• xgmac_fifo.v The top level of the FIFO.

• rx_fifo.v

The local link receive fifo. This implements the interface to the MAC receiver including frame dropping logic and has a local link interface.

• tx fifo.v

The local link transmit fifo. This implements the interface to the MAC transmitter including logic to initiate transmission when a full frame is stored in the FIFO and has a local link interface.

fifo_ram.v
 This is a BRAM wrapper used by both FIFOs.

ct_dir>/<component_name>/implement

• implement.sh

A UNIX shell script that processes the example design through the Xilinx tool flow.

• implement.bat

A Windows batch file that processes the example design through the Xilinx tool flow.

xst.scr

The XST script file for the example design.

• xst.prj

The XST project file for the example design; it enumerates all of the HDL files that need to be synthesized.

This directory is produced by the implement scripts and is used to run the example design files and the <component_name>.ngc file through the Xilinx implementation tools. Once these are run it contains the following files for timing simulation.

routed.v

The back-annotated SimPrim based Verilog design. Used for timing simulation.

• routed.sdf

The timing information for simulation is contained in this file.



component_name/simulation

• demo tb.v

This file is the Verilog demonstration test bench for the 10-Gigabit Ethernet MAC core.

• simulate mti.do

A ModelSim macro file that compiles the example design sources and the structural simulation model then runs the functional simulation to completion.

• wave mti.do

A ModelSim macro file that opens a wave windows and adds interesting signals to it. It is called used by the simulate_mti.do macro file.

• simulate ncsim.sh

A UNIX shell script that compiles the example design sources and the structural simulation model then runs the functional simulation to completion using NC-Sim.

wave_ncsim.sv

A NC-Sim macro file that opens a wave windows and adds interesting signals to it. It is called used by the simulate_ncsim.sh script.

• simulate mti.do

A ModelSim macro file that compiles the Verilog timing model and demo test bench then runs the timing simulation to completion.

wave mti.do

A ModelSim macro file that opens a wave windows and adds interesting signals to it. It is called used by the simulate_mti.do macro file.

• simulate_ncsim.sh

A UNIX shell script that compiles the example design sources and the timing model then runs the functional simulation to completion using NC-Sim.

• wave ncsim.sv

A NC-Sim macro file that opens a wave windows and adds interesting signals to it. It is called used by the simulate_ncsim.sh script.



Verification and Interoperability

The 10-Gigabit Ethernet MAC core has been verified using both simulation and hardware testing.

Simulation

A highly parameterizable transaction-based simulation test suite has been used to verify the core. Tests include:

- Configuration register access through management interface
- Local Fault and Remote Fault handling
- Frame transmission
- Frame reception
- CRC validity
- Handling of CRC errors
- Statistic counter access through management interface and validity of counts
- Statistic vector validity
- Initiating MDIO transactions through management interface

Hardware Testing

The core has been used in a number of hardware test platforms within Xilinx. In particular, the core has been used in a test platform design with the Xilinx XAUI core. This design comprises the MAC, XAUI, a *ping* loopback FIFO, and a test pattern generator all under embedded PowerPCTM processor control. This design has been used for conformance and interoperability testing at the University of New Hampshire Interoperability Lab.





Calculating the DCM Fixed Phase-shift Value

Requirement for DCM Phase-shifting

A DCM is used in the receiver clock path to meet the input setup and hold requirements when using the core with an XGMII.

In these cases, a fixed phase-shift offset is applied to the receiver clock DCM to skew the clock; this performs static alignment by using the receiver clock DCM to shift the internal version of the receiver clock such that its edges are centered on the data eye at the IOB DDR flip-flops. The ability to shift the internal clock in small increments is critical for sampling high-speed source synchronous signals such as XGMII. For statically aligned systems, the DCM output clock phase offset (as set by the phase-shift value) is a critical part of the system, as is the requirement that the PCB is designed with precise delay and impedance-matching for all the XGMII receiver data bus and control signals.

You must determine the best DCM setting (phase shift) to ensure that the target system has the maximum system margin to perform across voltage, temperature, and process (multiple chips) variations. Testing the system to determine the best DCM phase-shift setting has the added advantage of providing a benchmark of the system margin based on the UI (unit interval or bit time). System margin is defined as the following:

System Margin (ps) = UI(ps) * (working phase-shift range/128)

Finding the Ideal Phase-shift Value for your System

Xilinx cannot recommend a singular phase-shift value that is effective across all hardware platforms. Xilinx does not recommend attempting to determine the phase-shift setting empirically. In addition to the clock-to-data phase relationship, other factors such as package flight time (package skew) and clock routing delays (internal to the device) affect the clock to data relationship at the sample point (in the IOB) and are difficult to characterize.

Xilinx recommends extensive investigation of the phase-shift setting during hardware integration and debugging. The phase-shift settings provided in the example design constraint file is a placeholder, and works successfully in back-annotated simulation of the example design.

Perform a complete sweep of phase-shift settings during your initial system test. Use only positive (0 to 255) phase-shift settings, and use a test range that covers a range of no less than 128, corresponding to a total 180 degrees of clock offset. This does not imply that 128 phase-shift values must be tested; increments of 4 (52, 56, 60, etc.) correspond to roughly



one DCM tap, and consequently provide an appropriate step size. Additionally, it is not necessary to characterize areas outside the working phase-shift range.

At the edge of the operating phase-shift range, system behavior changes dramatically. In eight phase-shift settings or less, the system can transition from no errors to exhibiting errors. Checking the operational edge at a step size of two (on more than one board) refines the typical operational phase-shift range. Once the range is determined, choose the average of the high and low working phase-shift values as the default. During the production test, Xilinx recommends that you re-examine the working range at corner case operating conditions to determine whether any final adjustments to the final phase-shift setting are needed.

You can use the FPGA Editor to generate the required test file set instead of resorting to multiple PAR runs. Performing the test on design files that differ only in phase-shift setting prevents other variables from affecting the test results. FPGA Editor operations can even be scripted further, reducing the effort needed to perform this characterization.