Verilog Gate level Implementation of floating point arithmetic as per IEEE 754
operation[1:0]
00 => Addition
01 => Substraction
10 => Multiplication
11 => Division
RTL Schematic of the Main( ALU ) Module
RTL Schematic inside the Main module
