-
Notifications
You must be signed in to change notification settings - Fork 138
/
reg_alloc.c
782 lines (589 loc) · 19.6 KB
/
reg_alloc.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
/*
* Copyright (C) 2003-2009, Parrot Foundation.
*/
/*
=head1 NAME
compilers/imcc/reg_alloc.c
=head1 DESCRIPTION
Register allocator:
This is a brute force register allocator. It uses a graph-coloring
algorithm, but the implementation is very kludgy.
It is a partial implementation of a Briggs-style register allocator
The following parts are just missing:
- Renumbering
- Coalescing
=head2 Functions
=over 4
=cut
*/
#include <string.h>
#include "imc.h"
#include "optimizer.h"
/* HEADERIZER HFILE: compilers/imcc/imc.h */
/* HEADERIZER BEGIN: static */
/* Don't modify between HEADERIZER BEGIN / HEADERIZER END. Your changes will be lost. */
static void allocate_lexicals(PARROT_INTERP, ARGMOD(IMC_Unit *unit))
__attribute__nonnull__(1)
__attribute__nonnull__(2)
FUNC_MODIFIES(*unit);
static void allocate_uniq(PARROT_INTERP, ARGMOD(IMC_Unit *unit), int usage)
__attribute__nonnull__(1)
__attribute__nonnull__(2)
FUNC_MODIFIES(*unit);
static void build_reglist(PARROT_INTERP, ARGMOD(IMC_Unit *unit))
__attribute__nonnull__(1)
__attribute__nonnull__(2)
FUNC_MODIFIES(*unit);
static void compute_du_chain(ARGMOD(IMC_Unit *unit))
__attribute__nonnull__(1)
FUNC_MODIFIES(*unit);
static void compute_one_du_chain(ARGMOD(SymReg *r), ARGIN(IMC_Unit *unit))
__attribute__nonnull__(1)
__attribute__nonnull__(2)
FUNC_MODIFIES(*r);
PARROT_WARN_UNUSED_RESULT
static unsigned int first_avail(PARROT_INTERP,
ARGIN(const IMC_Unit *unit),
int reg_set,
ARGOUT_NULLOK(Set **avail))
__attribute__nonnull__(1)
__attribute__nonnull__(2)
FUNC_MODIFIES(*avail);
static void imc_stat_init(ARGMOD(IMC_Unit *unit))
__attribute__nonnull__(1)
FUNC_MODIFIES(*unit);
static void make_stat(
ARGMOD(IMC_Unit *unit),
ARGMOD_NULLOK(int *sets),
ARGMOD_NULLOK(int *cols))
__attribute__nonnull__(1)
FUNC_MODIFIES(*unit)
FUNC_MODIFIES(*sets)
FUNC_MODIFIES(*cols);
static void print_stat(PARROT_INTERP, ARGMOD(IMC_Unit *unit))
__attribute__nonnull__(1)
__attribute__nonnull__(2)
FUNC_MODIFIES(*unit);
PARROT_WARN_UNUSED_RESULT
static int reg_sort_f(ARGIN(const void *a), ARGIN(const void *b))
__attribute__nonnull__(1)
__attribute__nonnull__(2);
static void sort_reglist(ARGMOD(IMC_Unit *unit))
__attribute__nonnull__(1)
FUNC_MODIFIES(*unit);
static void vanilla_reg_alloc(PARROT_INTERP, ARGMOD(IMC_Unit *unit))
__attribute__nonnull__(1)
__attribute__nonnull__(2)
FUNC_MODIFIES(*unit);
#define ASSERT_ARGS_allocate_lexicals __attribute__unused__ int _ASSERT_ARGS_CHECK = (\
PARROT_ASSERT_ARG(interp) \
, PARROT_ASSERT_ARG(unit))
#define ASSERT_ARGS_allocate_uniq __attribute__unused__ int _ASSERT_ARGS_CHECK = (\
PARROT_ASSERT_ARG(interp) \
, PARROT_ASSERT_ARG(unit))
#define ASSERT_ARGS_build_reglist __attribute__unused__ int _ASSERT_ARGS_CHECK = (\
PARROT_ASSERT_ARG(interp) \
, PARROT_ASSERT_ARG(unit))
#define ASSERT_ARGS_compute_du_chain __attribute__unused__ int _ASSERT_ARGS_CHECK = (\
PARROT_ASSERT_ARG(unit))
#define ASSERT_ARGS_compute_one_du_chain __attribute__unused__ int _ASSERT_ARGS_CHECK = (\
PARROT_ASSERT_ARG(r) \
, PARROT_ASSERT_ARG(unit))
#define ASSERT_ARGS_first_avail __attribute__unused__ int _ASSERT_ARGS_CHECK = (\
PARROT_ASSERT_ARG(interp) \
, PARROT_ASSERT_ARG(unit))
#define ASSERT_ARGS_imc_stat_init __attribute__unused__ int _ASSERT_ARGS_CHECK = (\
PARROT_ASSERT_ARG(unit))
#define ASSERT_ARGS_make_stat __attribute__unused__ int _ASSERT_ARGS_CHECK = (\
PARROT_ASSERT_ARG(unit))
#define ASSERT_ARGS_print_stat __attribute__unused__ int _ASSERT_ARGS_CHECK = (\
PARROT_ASSERT_ARG(interp) \
, PARROT_ASSERT_ARG(unit))
#define ASSERT_ARGS_reg_sort_f __attribute__unused__ int _ASSERT_ARGS_CHECK = (\
PARROT_ASSERT_ARG(a) \
, PARROT_ASSERT_ARG(b))
#define ASSERT_ARGS_sort_reglist __attribute__unused__ int _ASSERT_ARGS_CHECK = (\
PARROT_ASSERT_ARG(unit))
#define ASSERT_ARGS_vanilla_reg_alloc __attribute__unused__ int _ASSERT_ARGS_CHECK = (\
PARROT_ASSERT_ARG(interp) \
, PARROT_ASSERT_ARG(unit))
/* Don't modify between HEADERIZER BEGIN / HEADERIZER END. Your changes will be lost. */
/* HEADERIZER END: static */
/*
=item C<void imc_reg_alloc(PARROT_INTERP, IMC_Unit *unit)>
imc_reg_alloc is the main loop of the allocation algorithm. It operates
on a single compilation unit at a time.
=cut
*/
void
imc_reg_alloc(PARROT_INTERP, ARGIN_NULLOK(IMC_Unit *unit))
{
ASSERT_ARGS(imc_reg_alloc)
const char *function;
if (!unit)
return;
if (!unit->instructions)
return;
imc_stat_init(unit);
if (!(IMCC_INFO(interp)->optimizer_level &
(OPT_PRE|OPT_CFG|OPT_PASM)) && unit->pasm_file)
goto done;
if (unit->instructions->symreg_count)
function = unit->instructions->symregs[0]->name;
else
function = "(not a sub)";
IMCC_debug(interp, DEBUG_IMC, "\n------------------------\n");
IMCC_debug(interp, DEBUG_IMC, "processing sub %s\n", function);
IMCC_debug(interp, DEBUG_IMC, "------------------------\n\n");
if (IMCC_INFO(interp)->optimizer_level == OPT_PRE && unit->pasm_file) {
while (pre_optimize(interp, unit))
;
goto done;
}
/* all lexicals get a unique register */
allocate_lexicals(interp, unit);
/* build CFG and life info, and optimize iteratively */
do {
int first = 1;
do {
while (pre_optimize(interp, unit)) { };
find_basic_blocks(interp, unit, first);
build_cfg(interp, unit);
first = 0;
} while (cfg_optimize(interp, unit));
compute_dominators(interp, unit);
find_loops(interp, unit);
if (IMCC_INFO(interp)->optimizer_level)
compute_dominance_frontiers(interp, unit);
build_reglist(interp, unit);
allocate_uniq(interp, unit, 0);
} while (!IMCC_INFO(interp)->dont_optimize && optimize(interp, unit));
if (IMCC_INFO(interp)->debug & DEBUG_IMC)
dump_symreg(unit);
/* TODO add option for a better allocator */
vanilla_reg_alloc(interp, unit);
if (IMCC_INFO(interp)->debug & DEBUG_IMC)
dump_instructions(interp, unit);
done:
if (IMCC_INFO(interp)->verbose || (IMCC_INFO(interp)->debug & DEBUG_IMC))
print_stat(interp, unit);
else
make_stat(unit, NULL, unit->n_regs_used);
}
/*
=item C<void free_reglist(IMC_Unit *unit)>
Frees the register list associated with a compilation unit.
=cut
*/
void
free_reglist(ARGMOD(IMC_Unit *unit))
{
ASSERT_ARGS(free_reglist)
if (unit->reglist) {
mem_sys_free(unit->reglist);
unit->reglist = NULL;
unit->n_symbols = 0;
}
}
/*
=item C<static void make_stat(IMC_Unit *unit, int *sets, int *cols)>
some statistics about register usage
printed with --verbose --verbose
=cut
*/
static void
make_stat(ARGMOD(IMC_Unit *unit), ARGMOD_NULLOK(int *sets), ARGMOD_NULLOK(int *cols))
{
ASSERT_ARGS(make_stat)
/* register usage summary */
SymHash * const hsh = &unit->hash;
unsigned int i;
for (i = 0; i < hsh->size; i++) {
SymReg *r;
for (r = hsh->data[i]; r; r = r->next) {
/* should be fine uninitialized, but analysis tools get confused */
int j = 0;
if (r->color > unit->max_color)
unit->max_color = r->color;
switch (r->set) {
case 'I': j = 0; break;
case 'N': j = 1; break;
case 'S': j = 2; break;
case 'P': j = 3; break;
default : continue;
}
if (REG_NEEDS_ALLOC(r)) {
if (sets)
sets[j]++;
if (cols)
if (r->color > cols[j])
cols[j] = r->color;
}
}
}
if (cols) {
int j;
for (j = 0; j < 4; j++)
++cols[j];
}
}
/*
=item C<static void imc_stat_init(IMC_Unit *unit)>
registes usage of .pir
=cut
*/
static void
imc_stat_init(ARGMOD(IMC_Unit *unit))
{
ASSERT_ARGS(imc_stat_init)
int j;
make_stat(unit, unit->n_vars_used, NULL);
for (j = 0; j < 4; j++) {
unit->n_regs_used[j] = -1;
unit->first_avail[j] = 0;
}
memset(&(unit->ostat), 0, sizeof (unit->ostat));
}
/*
=item C<static void print_stat(PARROT_INTERP, IMC_Unit *unit)>
and final
=cut
*/
static void
print_stat(PARROT_INTERP, ARGMOD(IMC_Unit *unit))
{
ASSERT_ARGS(print_stat)
int sets[4] = {0, 0, 0, 0};
const char * const function =
unit->instructions->symreg_count
? unit->instructions->symregs[0]->name
: "(not a function)";
make_stat(unit, sets, unit->n_regs_used);
IMCC_info(interp, 1,
"sub %s:\n\tregisters in .pir:\t I%d, N%d, S%d, P%d\n",
function,
unit->n_vars_used[0], unit->n_vars_used[1],
unit->n_vars_used[2], unit->n_vars_used[3]);
IMCC_info(interp, 1,
"\t%d labels, %d lines deleted, "
"%d if_branch, %d branch_branch\n",
unit->ostat.deleted_labels, unit->ostat.deleted_ins,
unit->ostat.if_branch, unit->ostat.branch_branch);
IMCC_info(interp, 1, "\t%d branch_cond_loop\n",
unit->ostat.branch_cond_loop);
IMCC_info(interp, 1, "\t%d used once deleted\n",
unit->ostat.used_once);
IMCC_info(interp, 1, "\t%d invariants_moved\n",
unit->ostat.invariants_moved);
IMCC_info(interp, 1, "\tregisters needed:\t I%d, N%d, S%d, P%d\n",
sets[0], sets[1], sets[2], sets[3]);
IMCC_info(interp, 1,
"\tregisters in .pasm:\t I%d, N%d, S%d, P%d - %d\n",
unit->n_regs_used[0], unit->n_regs_used[1],
unit->n_regs_used[2], unit->n_regs_used[3]);
IMCC_info(interp, 1, "\t%d basic_blocks, %d edges\n",
unit->n_basic_blocks, edge_count(unit));
}
/*
=item C<static int reg_sort_f(const void *a, const void *b)>
sort list by line nr
=cut
*/
PARROT_WARN_UNUSED_RESULT
static int
reg_sort_f(ARGIN(const void *a), ARGIN(const void *b))
{
ASSERT_ARGS(reg_sort_f)
const SymReg * const ra = *(const SymReg * const *)a;
const SymReg * const rb = *(const SymReg * const *)b;
if (ra->first_ins->index < rb->first_ins->index)
return -1;
if (ra->first_ins->index == rb->first_ins->index)
return 0;
return 1;
}
/*
=item C<static void sort_reglist(IMC_Unit *unit)>
Sort a compilation unit's register list (by line number of first appearance).
=cut
*/
static void
sort_reglist(ARGMOD(IMC_Unit *unit))
{
ASSERT_ARGS(sort_reglist)
qsort(unit->reglist, unit->n_symbols, sizeof (SymReg *), reg_sort_f);
}
/*
=item C<static void build_reglist(PARROT_INTERP, IMC_Unit *unit)>
make a linear list of IDENTs and VARs, set n_symbols
TODO
split the whole life analysis into 4, one per register kind
registers of different kind never interfere, but the reglist
has them all
Registers are now sorted according to the line on which their usage
starts, which means that they are sorted by basic block numbers too.
Run through them and allocate all that don't overlap in one bunch.
=cut
*/
static void
build_reglist(PARROT_INTERP, ARGMOD(IMC_Unit *unit))
{
ASSERT_ARGS(build_reglist)
SymHash const *hsh = &unit->hash;
unsigned int i, count, unused, n_symbols;
IMCC_info(interp, 2, "build_reglist\n");
/* count symbols */
if (unit->reglist)
free_reglist(unit);
count = unit->hash.entries;
if (count == 0)
return;
unit->reglist = mem_gc_allocate_n_typed(interp, count, SymReg *);
for (i = count = 0; i < hsh->size; i++) {
SymReg *r;
for (r = hsh->data[i]; r; r = r->next) {
/* Add each symbol to reglist */
if (REG_NEEDS_ALLOC(r))
unit->reglist[count++] = r;
}
}
unit->n_symbols = n_symbols = count;
if (IMCC_INFO(interp)->debug & DEBUG_IMC)
dump_symreg(unit);
compute_du_chain(unit);
/* we might have unused symbols here, from optimizations */
for (i = count = unused = 0; i < n_symbols; i++) {
if (!unit->reglist[i]->first_ins)
unused++;
else if (i == count)
count++;
else
unit->reglist[count++] = unit->reglist[i];
}
n_symbols -= unused;
unit->n_symbols = n_symbols;
sort_reglist(unit);
}
/*
=item C<static void compute_du_chain(IMC_Unit *unit)>
Compute a DU-chain for each symbolic in a compilation unit
=cut
*/
static void
compute_du_chain(ARGMOD(IMC_Unit *unit))
{
ASSERT_ARGS(compute_du_chain)
Instruction *ins = unit->instructions;
Instruction *lastbranch = NULL;
unsigned int i;
/* Compute last branch in this procedure, update instruction index */
for (i = 0; ins; ins = ins->next) {
ins->index = i++;
if (ins->type == ITBRANCH)
lastbranch = ins;
}
/* Compute du-chains for all symbolics */
for (i = 0; i < unit->n_symbols; i++) {
SymReg * const r = unit->reglist[i];
compute_one_du_chain(r, unit);
/* what is this used for? -lt */
if (r->type == VTIDENTIFIER
&& lastbranch
&& r->last_ins
&& r->last_ins->index < lastbranch->index)
r->last_ins = lastbranch;
}
}
/*
=item C<static void compute_one_du_chain(SymReg *r, IMC_Unit *unit)>
Compute the DU-chain for one register within the compilation unit.
=cut
*/
static void
compute_one_du_chain(ARGMOD(SymReg *r), ARGIN(IMC_Unit *unit))
{
ASSERT_ARGS(compute_one_du_chain)
Instruction * ins;
/* We cannot rely on computing the value of r->first when parsing,
* since the situation can be changed at any time by the register
* allocation algorithm */
r->first_ins = NULL;
r->use_count = 0;
r->lhs_use_count = 0;
for (ins = unit->instructions; ins; ins = ins->next) {
const int rw = instruction_writes(ins, r);
if (rw || instruction_reads(ins, r)) {
if (!r->first_ins)
r->first_ins = ins;
r->last_ins = ins;
if (rw)
r->lhs_use_count++;
r->use_count++;
/* if this symbol is used in a different scope
* assume usage */
if (r->reg) {
r->lhs_use_count++;
r->use_count++;
}
}
}
}
/*
=item C<static unsigned int first_avail(PARROT_INTERP, const IMC_Unit *unit, int
reg_set, Set **avail)>
find first available register of the given reg_set
=cut
*/
PARROT_WARN_UNUSED_RESULT
static unsigned int
first_avail(PARROT_INTERP,
ARGIN(const IMC_Unit *unit), int reg_set,
ARGOUT_NULLOK(Set **avail))
{
ASSERT_ARGS(first_avail)
int n = (int)unit->n_symbols > unit->max_color
? (int)unit->n_symbols
: unit->max_color;
Set *allocated = set_make(interp, (unsigned int)n + 1);
const SymHash * const hsh = &unit->hash;
unsigned int i, first;
/* find allocated registers */
for (i = 0; i < hsh->size; i++) {
SymReg *r;
for (r = hsh->data[i]; r; r = r->next) {
if (r->set == reg_set)
if (REG_NEEDS_ALLOC(r))
if (r->color >= (int)0)
set_add(allocated, (unsigned int)r->color);
}
}
first = set_first_zero(allocated);
if (avail)
*avail = allocated;
else
set_free(allocated);
return first;
}
/*
=item C<static void allocate_uniq(PARROT_INTERP, IMC_Unit *unit, int usage)>
allocate lexicals or non-volatile in ascending order
=cut
*/
static void
allocate_uniq(PARROT_INTERP, ARGMOD(IMC_Unit *unit), int usage)
{
ASSERT_ARGS(allocate_uniq)
SymHash *hsh = &unit->hash;
Set *sets[4] = { NULL, NULL, NULL, NULL };
SymReg *r;
unsigned int i;
for (i = 0; i < hsh->size; i++) {
for (r = hsh->data[i]; r; r = r->next) {
int j = -1;
switch (r->set) {
case 'I': j = 0; break;
case 'N': j = 1; break;
case 'S': j = 2; break;
case 'P': j = 3; break;
default : continue;
}
if (REG_NEEDS_ALLOC(r)
&& r->color == -1
&& (r->usage & usage)
&& r->use_count) {
Set *avail = sets[j];
unsigned int first_reg = avail
? set_first_zero(avail)
: first_avail(interp, unit, (int)r->set, &avail);
set_add(avail, first_reg);
r->color = first_reg++;
IMCC_debug(interp, DEBUG_IMC,
"allocate %s sym %c '%s' color %d\n",
usage & U_LEXICAL ? "Lexical" : "Non-vol",
(int)r->set, r->name, r->color);
unit->first_avail[j] = first_reg;
/* don't lose this set; we must free it */
if (!sets[j])
sets[j] = avail;
}
}
}
for (i = 0; i < 4; ++i) {
if (sets[i])
set_free(sets[i]);
}
/*
* TODO create allocation_threshold
* if there are less registers than threshold
* just allocate all and be done with it
*/
}
/*
=item C<static void vanilla_reg_alloc(PARROT_INTERP, IMC_Unit *unit)>
Vanilla register allocator - assign every virtual register to an actual
register.
=cut
*/
static void
vanilla_reg_alloc(PARROT_INTERP, ARGMOD(IMC_Unit *unit))
{
ASSERT_ARGS(vanilla_reg_alloc)
const char type[] = "INSP";
SymHash *hsh = &unit->hash;
Set *avail;
unsigned int i, j;
int reg_set, first_reg;
/* Clear the pre-assigned colors. */
for (i = 0; i < hsh->size; i++) {
SymReg *r;
for (r = hsh->data[i]; r; r = r->next) {
/* TODO Ignore non-volatiles */
if (REG_NEEDS_ALLOC(r) && r->use_count)
r->color = -1;
}
}
/* Assign new colors. */
for (j = 0; j < 4; j++) {
reg_set = type[j];
first_reg = first_avail(interp, unit, reg_set, &avail);
/* XXX Use a different loop variable that doesn't shadow outer i */
for (i = 0; i < hsh->size; i++) {
SymReg *r;
for (r = hsh->data[i]; r; r = r->next) {
if (r->set != reg_set)
continue;
if (REG_NEEDS_ALLOC(r) && (r->color == -1) && r->use_count) {
if (set_contains(avail, first_reg))
first_reg = first_avail(interp, unit, reg_set, NULL);
set_add(avail, first_reg);
r->color = first_reg++;
}
}
}
set_free(avail);
unit->first_avail[j] = first_reg;
}
}
/*
=item C<static void allocate_lexicals(PARROT_INTERP, IMC_Unit *unit)>
Allocate registers for lexical variables. These must have unique registers
because they are accessible through the LexPad.
=cut
*/
static void
allocate_lexicals(PARROT_INTERP, ARGMOD(IMC_Unit *unit))
{
ASSERT_ARGS(allocate_lexicals)
IMCC_debug(interp, DEBUG_IMC, "allocate lexicals\n");
allocate_uniq(interp, unit, U_LEXICAL);
}
/*
=back
=cut
*/
/*
* Local variables:
* c-file-style: "parrot"
* End:
* vim: expandtab shiftwidth=4 cinoptions='\:2=2' :
*/