



HDL Lab Manual 2012

Dipl.-Ing. Boris Traskov

August 5, 2012

Contents

1	Introduction	3
	1.1 Goals	3
	1.2 Expected Outcome	3
2	Primary Objectives	3
	2.1 Processor Design in Verilog	3
	2.2 Register-Transfer-Level Simulation and Verification	4
	2.3 Synthesis and Design Evaluation	4
	2.4 Gate-Level Simulation	5
3	Secondary Objectives	6
	3.1 Instruction/Data Chache	6
	3.2 Branch Prediction	6
	3.3 Superscalar Execution	7
	3.4 Balanced Pipeline	7
4	Best Practices	8
	4.1 Coding	8
	4.2 Tools	9
	4.3 Group Work	9
5	Deliverables	10
6	Examination	12
Α	IES Servers and Tools	14
	A.1 Login Procedure	14
	A.2 Design Compiler Configuration	15
	A.3 NxClient Configuration	15
В	Verilog and SystemVerilog Templates	16
\mathbf{C}	Software Templates	21
	C.1 Test Programs	21
	C.2 Makefile and Linker Script	27
D	Synthesis Script for Design Compiler	29





E Gate-Level-Simulation Script for Modelsim

30





1 Introduction

In this lab the design of a complex digital circuit, i.e. a THUMB processor with multiple pipeline stages, will be practised in teams of four students. System modelling will be performed in the hardware description language Verilog (optionally SystemVerilog). Students will practise design space exploration within a typical design cycle using a 130nm CMOS standard cell library at 1.2V. Project work will be guided, but self-organised. I.e. given a range of proposals and best practises, groups determine responsibilities and organisation themselves.

1.1 Goals

- Use Verilog to model a processor that is defined on instruction set level.
- Go through the digital design process encompassing specification, register-transfer-level modelling, simulation/verification, synthesis and gate-level simulation.
- Evaluate the system's performance and resolve bottlenecks.
- Practice group work, documentation and presentation techniques.
- Apply course knowledge and use industry-grade tools, particularly:
 - Modelsim 6.5 (Mentor Graphics)
 - Design Compiler (Synopsys)
 - bash, TCL, make
 - GNU C toolchain for ARM

1.2 Expected Outcome

This lab serves as preparation for a B.Sc./M.Sc. thesis in digital design at the Integrated Electronic Systems Lab. The practised methodology can directly be used as a template for a thesis and extended towards physical implementation targeting ASIC or FPGA.

2 Primary Objectives

2.1 Processor Design in Verilog

Design a processor that can execute *Thumb* instructions for the instruction set given in the Thumb Quick Reference Card [5]. Implement all instructions in the following sections: Move, Ad, Subtract, Multiply, Compare, Logical, Shift/Rotate, Load, Store, Push, Pop, If-Then, Branch, Extend, Reverse, No Op. Do not implement Processor State Change and Hint. Refer to the ARM Architecture Manual [1] for a detailed description of the instruction set.

The entire program code is stored in a 4Kx16 fully-buffered, single-port random access memory (RAM). 4Kx16 means that it has 4096 entries (depth) of 16 bit (width) each and it can store 8KB (B = byte, b = bit) in total. Fully-buffered means that its inputs as well as its outputs are registered. On a write the memory contents update with the next rising edge of the clk input. On a read the data is delayed by one cycle before appearing at the ouptut. This memory can be clocked at up to 523 Mhz.





Internal Structure

An instruction set does not yet define the implementation of the cpu. It merely defines what registers exist, what instructions the cpu can process, what an instruction means etc. Therefore the architecture is up to you, with only one constraint: Use at least 2 pipeline stages. Hint: Try to stick to the basic structure in the section "Best Practices".

2.2 Register-Transfer-Level Simulation and Verification

There are many ways to verify a design's correctness. In this lab you will create a directed test bench and simulate it in Modelsim (a tutorial is provided in [4]). This means you will define test cases in the form of C-programs as in appendix C.1. Using the provided makefile in appendix C.2 you can compile your test programs into ARM-assembler language files (.asm), executable and linkable files (.elf) and binary files (.bin).

Keep these programs simple as you will need to trace the program execution on your waveform viewer. When writing test programs also specify the correct expected results (golden model). Once this is done you will simulate your DUT (device under test, i.e. cpu) with these test cases as memory content (stimulus) and compare the final memory content with the expected results.

- Review and understand the provided testbench and memory in the appendix. Use it as your starting point and adapt it where needed.
- Write test programs (and document them) to ensure that all instructions work properly.
- You are allowed to share test programs and verify your design with other groups' test programs. Give them credit in your report!
- Include an active-high finish_out signal in your design and assert it, when your program is done.

2.3 Synthesis and Design Evaluation

During the design process you will frequently synthesize your design with Synopsys Design Compiler using a 130nm standard cell library and Design Ware Building Blocks (DWBB). This will give you key metrics that will guide your design process. In particular, the synthesis tool will tell you how fast your circuit will be.

As a rule of thumb: Code that you write should be synthesized by the end of the day. (In the beginning try lots of small iterations. Later - when you know what you are doing - try longer iterations.) Appendix D is a tutorial on synthesis. It gives you a good starting point and produces all reports you need. Refer to [2] for in-depth documentation.

Take a look at your synthesis reports and understand key metrics:

- frequency
- (critical path delay)
- area
- power

Be able to explain these metrics. When optimizing your design observe how key metrics correlate with each other.





2.4 Gate-Level Simulation

Synthesis transforms your register-transfer-level design (RTL) into a gate-level design (GL). This is a net list of standard cells with their corresponding delays annotated. Simulating on this net list allows you to verify functionality as well as timing. A tutorial is provided in appendix E.

Once at the end of each week make sure, that you your example programs simulate correctly as in your RTL simulations. For fully-synchronous single-clocked designs you should not expect any surprises here. In asynchronous or multi-clock designs you'll be able to find bugs on gate-level that did not occur at register-transfer-level.

When you simulate on GL look at the waveforms and observe the switching activity. Review the terms slack, critical path and setup time.





3 Secondary Objectives

When you are confident to have a functionally correct and synthesizable design you are ready to advance to the secondary objectives. The main task in this section is to **optimize for execution time** by using the techniques described in the following subsections. The basic optimization cycle starts with an evaluation of your current design. Once you have found and understood a performance bottleneck you will think of ways to push the limits, implement additional circuitry and start over. Document your key figures and reasoning in each design refinement step. In most cases there is no optimal solution (or it's hard to tell before you try it out). Before you start coding any of the following extensions:

- Write a program, to demonstrate the extension's effectiveness. Calculate the speed increase. Note that sometimes it suffices to recompile an existing program with different compiler optimizations, i.e. -O3 instead of -O0 in the makefile)
- Think of how you want to integrate it in your processor. Is it an additional pipeline stage? Is it a modification to one (or more) existing pipeline stage(s)?
- Always KISS: "Keep it Simple and Stupid!" (If nothing else, remember this)

After (and while) designing an extension:

• Make sure that you do not break your other test programs.

3.1 Instruction/Data Chache

If memory bandwidth lags behind cpu performance:

- Build a configurable cache with parameters:
 - CACHE_ON=[0 | 1] determines if a cache is instantiated (1) or not (0).
 - CACHE_SIZE= $[2 \mid 4 \mid 8 \mid 16 \mid 32]$ determines the number of words in your cache.
 - Additional parameters as needed (depending on policy).
- Cache policy and associativity is up to you. (KISS)

3.2 Branch Prediction

If a long pipeline causes long latency at branches:

- $\bullet\,$ Build a branch prediction unit with parameters:
 - BP_ON=[0 | 1] determines if a branch predictor is instantiated (1) or not (0).
 - Additional parameters as needed (depending on policy).
- Algorithm is up to you. (KISS)





3.3 Superscalar Execution

If cpu performance lags behind memory bandwidth:

- Duplicate (triplicate, ...) the execution unit and add additional circuitry for decoding and distributing instructions and handling hazards.
- Use parameters:
 - SS_<UNIT>=[(default: 1) | 2 | 3...] indicating which unit is duplicated, triplicated... Replace <UNIT> with DEC, EX or other appropriate name
 - Additional parameters as needed.

3.4 Balanced Pipeline

If cpu performance lags behind memory bandwidth:

- Split execute stage in two or more stages and add additional circuitry to handle hazards.
- If you have registered all your execute-stage outputs properly, this is an easy task. Look up the DesignCompiler command "balance" registers".







4 Best Practices

4.1 Coding

- Draw your schematics/state machines on paper before coding!
 - Do not try to save paper!
 - Clearly mark combinational logic in one color and non-combinational in another. (please not red/green)
 - leave out clocks and resets from your drawing... too messy
- Make one separate file for each module. Recommended granularity: A stage is a module, e.g. "execute.v, decode.v, ..." This split is actually finer-grained than absolutely necessary, but gives a nice, clean design.
 - (Good to know: By default the synthesis tool performs logic optimizations only within a module. Thus it can "divide and conquer" the synthesis problem. The drawback is that it will not try to move logic from one module to another. But then again, you can explicitly tell the synthesis tool to do cross-module optimizations. For large designs this often leads to out-of-memory situations.)
- Instantiate all synthesizable modules within "cpu.v". Then instantiate "cpu.v" in "test-bench.sv". This gives a nice, clean structure.



• Register all outputs of each stage, i.e. the output is driven by a register directly!



This "latched mealy" machine is a very fast and safe technique to model pipelined data paths. (Mealy and Moore are taught in classes because they are difficult enough to confuse students. They are rarely used though, because of some poor properties: When connected together Mealy machines produce long combinational paths. Moore does not yield such long combinational paths but the basic drawback remains.)





- Decide upon a naming convention for signals, registers, modules, constants,...! Consistency helps when your code base grows larger and larger.
- Use of SystemVerilog syntax (easier, less confusing and still synthesizable) is recommended (not mandatory).
 - logic instead of wire/reg
 - always ff/always comb instead of always
 - file names end in .sv instead of .v
- Do not reinvent the wheel: Use the built-in operators "+" and "-" for addition and subtraction. The synthesis tool will infer the right DWBB architecture for you.
- No tri-state buses and no "inout" ports
- Port connections only by name, not by position
- Tasks/functions only if absolutely necessary
- Save your files often (at least once before lunch break and before leaving in the evening)! You can use a revision control system if you like.
- Comments, comments

4.2 Tools

- Do not run any tool in the same working directory in two shells at the same time. Instead have seperate working directories for each instance of the respective tool.
- Use the graphical user interface (GUI) to get familiar with the functionality. Later, you can observe the commands issued by the GUI to create your own scripts. The latter is preferred because it guarantees reproducibility. Also many useful commands/options are not available in the GUI.

4.3 Group Work

- Work together, discuss regularly and often.
- At least once a day (in the morning), discuss what each of you will do today.
- Work in pairs of 2 for a while, then come together to integrate your work. Explain what you did to the others. Make only small iterations!
- Make only small iterations! REALLY!
- Inform each other of your schedules/absences well in advance.





5 Deliverables

Make a folder tree as indicated below and place your files and your final report named

hdllab2012 xx.pdf

in the corresponding sub-folder. Pack everything in a zip-file named

hdllab2012 xx.zip

(xx is your group number) and email it to

 $boris.traskov@ies.tu-darmstadt.de \\ by \\ Friday evening, August 24.$

1. Folder structure

- /doc (put your report here)
- /hw/src (RTL Verilog source code)
- /hw/tb (testbench source code)
- /hw/scripts (compilation, simulation, synthesis scripts)
- /hw/rep (synthesis reports: area, power, timing, references)
- /hw/mapped (gate-level .ddc and .v netlists)
- /hw/unmapped (gtech .ddc)
- /sw/src (makefile, c-source files and binaries)
- 2. Report (12 pages, English or German)
 - General outline
 - Introduction / motivation / goals / work distribution (1 page)
 - Implementation / technical work (10 pages)
 - * Design
 - * Verification
 - * Synthesis Results (summarized, only key figures + discussion)
 - * (other, e.g. comparison between different architectures... you can go crazy here)
 - Evaluation / conclusion (1 page)
 - Appendix
 - * Anything you deem fit.

• Hints

- There is no cookbook recipe (and only few mathematical formulas) for processor design, only good/bad experience. Therefore reports and articles in this domain need to focus on the reasoning, i.e. why a particular design was chosen. Sections on design iterations, evaluation strategies, comparisons between different options/configurations and so on are most interesting to read.
- Use passive mode: "The registers are compromised of d-flipflops" instead of "we used d-flipflops for the registers". In the work distribution (beginning) and conclusion (very end) sections you may use active mode, i.e. "Boris was responsible for the decode stage" or "the authors will continue verification after tape-out".





- Express yourself clearly and in a concise form.
- This is a good occasion to learn LATEX, because you will need it for your thesis. After the lab you are given a full week to write your report for exactly this reason.

• Sad but true

Plagiarism is embarrassing! Point out your own as well as others' original work.
 Cite when you use other people's results (even when paraphrasing). Ask if in doubt.
 All reports and source code at IES are checked with automated tools.





6 Examination

The examination is mandatory, oral and takes place in groups of 4. It lasts roughly 30-45 minutes and the date is by agreement, preferably in the week after report submission. Use the following collection of questions for preparation. Read "explain" as "tell a non-technical person how it works." If you are able to do so, then you can also explain it to your examinor.

1. Know your group's design

- Explain your general architecture. (What where your considerations when chosing this particular one?)
- Explain some line of your entire source code.
- Explain something that you have written (or omitted) in your report.
- Explain how an instruction passes through your design.
- Which is the most expensive operation in terms of time/area/power.

2. Verilog

- Write code for: DFF, sensitive to rising/falling edge with/without enable, with (a)synchronous reset
- Write code for: purely combinational barrel shifter that shifts din 0, 1, 2 or 3 bits right and drives dout with the result. Empty bits are filled with zeros. selection is based on signal "shift" (00, 01, 10, 11). din/dout have a width of 8.
- Write code for: some other simple logic/FSM ...

3. Digital Design

- Explain: Moore, Mealy, latched-Mealy
- Explain: 2's Complement, signed and unsigned representation, carry and overflow
- Explain: combinational and non-combinational
- Explain: D-FF and Latch.
- Explain: setup time and hold time
- Explain: gtech library, synthetic library, Design Ware Building Blocks library
- Explain: critical path
- Explain: maximum frequency
- Explain: the power report
- Explain: the timing report
- Explain: the area report
- Explain: the reference report

4. Pipelining

- What is the idea behind pipelining?
- Explain: hazard
- What types of hazards do you know? When do they occur? How can you resolve hazards?





- What is a balanced pipeline?
- Quantify the speed increase in a 3-stage (N-stage) pipelined processor compared to a single-stage processor (best case, worst case). How does setup time of the registers affect the ideal model (no setup time)? What effects influence the speed increase?
- 5. Other questions related to anything you did in the lab.



A IES Servers and Tools

A.1 Login Procedure

```
### IES SERVERS AND TOOLS ###
  #start the lab pc
  #enter username + password
  #open a terminal
  #login to an IES server and work there (use 64bit machines for gcc)
  #64bit-server := [ falbala | adonix ]
 #32bit-server := [ obelix | talentix | gibtermine ]
  ssh -X username@server
 #list available tools
13
 module avail
14
 #load tools
16
 module load modelsim
 module load syn/2010.12-SP1
  module load hdllab
  #verify loaded modules
 module list
22
23
  #start Design Compiler in graphical mode from dc_work directory
24
  design_vision &
25
26
  #start Modelsim from ms_work directory
27
  design_vision &
28
29
30
  #to unload a tool
  module unload <module name>
 #if a prgram crashes, find its process id (pid) with
33
34
 #thenn kill it with
36 kill <pid>
 #you will need to do this sometimes with DesignCompiler!
```

tutorials/tools.txt





A.2 Design Compiler Configuration

```
set DC_LIB_DIR
                     "/cad/umc/UMC13"
  set DC_LIB_NAME
                     "UMC CMOS 0.13u, version 2003"
  set search_path
                     [concat $search_path
                           $DC_LIB_DIR/UMCE13H210D3_1.2/design_compiler \
                           DC_LIB_DIR/UMCE13H300D3_1.0/design_compiler 
                           $DC_LIB_DIR/UMCE13H350D3_1.0/design_compiler \
                           ../srcl
  set target_library
                           "umce13h210t3_tc_120V_25C.db
     umce13h300t3_tc_120V_25C.db umce13h350t3_tc_120V_25C.db"
                           "umce13h210t3.sdb umce13h300t3.sdb umce13h350t3.sdb
  set symbol_library
  set synthetic_library
                           "dw_foundation.sldb standard.sldb"
12
                       [concat * \
  set link_library
                               $target_library \
15
                               $synthetic_library \
16
  ]
18
19
  set designer "Dipl.-Ing. Boris Traskov"
20
  set hdl_keep_license FALSE
  set_host_options -max_cores 16
22
24
  # Define aliases
  alias h history
  alias rc report_constraint -all_violators
```

../../project/hw/dc work/.synopsys dc.setup

Note: this file must be either in your home directory or in the directory from which you invoke design vision!

A.3 NxClient Configuration

Server

host: falbala.ies.e-technik.tu-darmstadt.de

port: 22

 ${\bf Desktop}$

Unix - Gnome

If working from inside the TU Darmstadt-network this works fine. From the outside you first need to VPN to the HRZ to get a TUD IP address. A simple description for this is available here:http://www.hrz.tu-darmstadt.de/dienste/netz_und_internet/vpn_wlan/vpn_service/vpn_anleitungen/vpn_anleitung_idx.de.jsp





В Verilog and SystemVerilog Templates

```
// Integrated Electronic Systems Lab
  // TU Darmstadt
  // Author: Dipl.-Ing. Boris Traskov
  // Email: boris.traskov@ies.tu-darmstadt.de
  'timescale 1 ns / 1 ps
   module cpu (clk, rst, addr);
     // PARAMETERS
     parameter ADDR_WIDTH = 13;
11
     // INPUTS
     input clk;
13
     input rst;
14
15
     // OUTPUTS
16
     output [ADDR_WIDTH-1:0] addr;
17
     reg [ADDR_WIDTH-1:0] pc_Q;
     wire [ADDR_WIDTH -1:0] pc_D;
     wire [ADDR_WIDTH -1:0] addr;
     // DFF, synch reset
24
     always @(posedge clk)
25
     begin
26
27
       if (rst == 1'b1)
         pc_Q \ll 0;
       else
30
         pc_Q \ll pc_D;
     end
31
32
     assign pc_D = pc_Q + 1;
33
     assign addr = pc_Q;
34
   endmodule
```

../../project/hw/src/cpu.v



```
// Integrated Electronic Systems Lab
  // TU Darmstadt
  // \  \, {\tt Author:} \quad {\tt Dipl.-Ing.} \  \, {\tt Boris} \  \, {\tt Traskov}
  // Email:
               boris.traskov@ies.tu-darmstadt.de
  'timescale 1 ns / 1 ps
  module memory (
      clk,
      en.
      rd_en,
      wr_en,
12
      addr,
13
       din,
14
       dout
16
  );
17
  //stores this many halfwords (1halfword=16bit=2Byte)
18
  parameter MEM_DEPTH = 2**12;
19
  //addresses this many Bytes (1Byte = 8bit)
  localparam ADDR_WIDTH = $clog2(MEM_DEPTH*2);
23
  // PORTS
24
  input
          logic
                                           clk;
25
  input
           logic
                                           en;
  input
           logic
                                           rd_en;
           logic [0:1]
  input
                                           wr_en;
         logic [0:1][7:0]
  input
                                           din;
  output logic [0:1][7:0]
                                           dout;
30
  input
           logic
                       [ADDR_WIDTH -1:0] addr;
31
  // MEM ARRAY AND INTERNAL SIGNALS
34 logic [0:1][7:0] ram [0:MEM_DEPTH-1];
35 logic [0:1][7:0] wr_halfword;
 integer wr_i;
37
  // WR_EN DECODER
38
  always_comb begin
39
      wr_halfword = ram[addr[ADDR_WIDTH-1:1]];
40
       for(wr_i=0; wr_i<2; wr_i=wr_i+1) begin
41
           if (wr_en[wr_i] == 1', b1) begin
42
                wr_halfword[wr_i] = din[wr_i];
43
44
           end
       end
45
  end
46
  // REGISTERED WRITE
48
  always_ff@(posedge clk) begin
49
      if (en==1'b1) begin
50
           ram[addr[ADDR_WIDTH-1:1]] <= wr_halfword;</pre>
51
       end
  end
```





```
// REGISTERED READ
55
  always_ff@(posedge clk) begin
56
       if (en == 1, b1) begin
57
            if (rd_en==1',b1) begin
58
                 dout <= ram[addr[ADDR_WIDTH-1:1]];</pre>
59
            end
       end
61
  \verb"end"
62
63
  endmodule
```

../../project/hw/tb/memory.sv



```
1 // Integrated Electronic Systems Lab
  // TU Darmstadt
  // Author: Dipl.-Ing. Boris Traskov
// Email: boris.traskov@ies.tu-darmstadt.de
  'timescale 1 ns / 1 ps
  module testbench();
  // PARAMETERS
  parameter MEM_DEPTH
                               = 2**13; //8192 Bytes
12 parameter ADDR_WIDTH
                               = $clog2(MEM_DEPTH);
parameter string filename = "../../sw/src/count32.bin";
15 // INTERNAL SIGNALS
16 integer file, status; // needed for file-io
17 logic
                  clk;
18 logic
                  rst;
  logic
19
                   en;
  logic
                   rd_en;
20
  logic [ 1:0]
                   wr_en;
21
  logic [15:0]
                   data_cpu2mem;
                 data_c<sub>r-</sub>.
data_mem2cpu;
  logic [15:0]
23
  logic [ADDR_WIDTH-1:0] addr;
24
                   = 1'b1;
26
  assign en
                   = 1'b1;
27
  assign rd_en
                   = 2, b0;
  assign wr_en
28
  // CPU INSTANTIATION
30
  cpu
31
  cpu_i (
     .clk
              (clk),
33
      .rst
              (rst),
34
      .addr (addr)
35
      // add more signals here
  );
37
38
  // MODULE INSTANTIATION
  memory #(
40
      .MEM_DEPTH (MEM_DEPTH))
41
  memory_i (
42
     .clk
               (clk),
43
      .addr
               (addr),
44
               (en),
45
      .en
      .rd_en (rd_en),
46
      .wr_en (wr_en),
47
      .din (data_cpu2mem),
48
      .dout(data_mem2cpu));
49
  //CLOCK GENERATOR
51
52 initial begin
     clk = 1'b0;
53
```





```
forever #1 clk = !clk;
55
  end
56
  //RESET GENERATOR
57
58
  initial begin
                  = 1, b0;
59
      rst
                  = $fopen(filename, "r");
      file
      #3 rst
                  = 1'b1; // 3 ns
      status
                  = $fread(memory_i.ram, file);
      #2.1 rst
                  = 1'b0; //2.1 ns
63
  end
64
65
  endmodule;
```

../../project/hw/tb/testbench.sv





C Software Templates

C.1 Test Programs

```
// Integrated Electronic Systems Lab
  // TU Darmstadt
  // \  \, {\tt Author:} \quad {\tt Dipl.-Ing.} \  \, {\tt Boris} \  \, {\tt Traskov}
  // Email:
                boris.traskov@ies.tu-darmstadt.de
  // Purpose: counts "i" from 0 up to 31
  #define N 32
  volatile int i = 0x76543210;
                                       //marker in .bss field
  main() {
       for (i=0; i<N; i++) {
12
13
       return 0;
14
 }
15
```

../../project/sw/src/count32.c

```
count32.elf:
                     file format elf32-littlearm
  count32.elf
  architecture: arm, flags 0x00000112:
  EXEC_P, HAS_SYMS, D_PAGED
  \mathtt{start} \ \mathtt{address} \ \mathtt{0x00000000}
  Program Header:
      LOAD off
                    0 \, x \, 00 \, 00 \, 00000 \, \ \ vaddr \, \ \ 0 \, x \, 000000000 \, \ \ paddr \, \ \ 0 \, x \, 000000000 \, \ \ align \, \ \ 2 \, * \, * \, 15
            filesz 0x00000204 memsz 0x00000204 flags rwx
  private flags = 200: [APCS-32] [FPA float format] [software FP]
12
13
  Sections:
14
  Idx Name
                       Size
                                  V M A
                                              LMA
                                                         File off
                                                                     Algn
                       0000002c 00000000 00000000
    0 .text
                                                         0008000
                                                                     2 * * 2
                       CONTENTS, ALLOC, LOAD, READONLY, CODE
16
                       00000004 00000200 00000200
                                                        00008200
17
    1 .data
                                                                     2 * * 2
                       CONTENTS, ALLOC, LOAD, DATA
18
                       00000012 00000000
                                             00000000
                                                        00008204 2**0
19
    2 .comment
                       CONTENTS, READONLY
  SYMBOL TABLE:
  00000000 1
                  d .text 00000000 .text
  00000200 1
                  d .data 00000000 .data
  00000000 1
                  d .comment
                                  00000000 .comment
 00000000 1
                  d *ABS* 00000000 .shstrtab
 00000000 1
                  d *ABS* 00000000 .symtab
  00000000 1
                  d *ABS* 00000000 .strtab
  00000000 1
                  df *ABS* 00000000 count32.c
  00000200 g
                  O .data 00000004 i
29
  00000000 g
                   F .text 0000002c main
30
```





```
33 Contents of section .text:
   0000 80b502af 084a0023 136004e0 064b1b68 .....J.#.'...K.h
   0010 5a1c054b 1a60044b 1b681f2b f6dd0023 Z..K.'.K.h.+...#
                                                . . . F . . . . . . . .
  0020 181cbd46 82b080bd 00020000
37 Contents of section .data:
  0200 10325476
                                                . 2 T v
39 Contents of section .comment:
40 0000 00474343 3a202847 4e552920 342e312e .GCC: (GNU) 4.1.
  0010 3100
Disassembly of section .text:
43 00000000 <main> b580
                              push
                                        {r7, lr}
  00000002 < main + 0x2 > af02
                                 add r7, sp, #8
  00000004 < main + 0x4 > 4a08
                                    ldr r2, [pc, #32]
                                                         (00000028 < .text + 0x28 >)
45
  00000006 < main + 0x6 > 2300
                                    movs
                                            r3, #0
                                    str r3, [r2, #0]
  00000008 <main+0x8> 6013
47
  00000000a < main + 0xa > e004
                                    b.n 00000016 <main+0x16>
                                    ldr r3, [pc, #24] (00000028 <.text+0x28>)
  0000000c < main + 0xc > 4b06
  0000000e < main + 0xe > 681b
                                    ldr r3, [r3, #0]
  00000010 < main + 0x10 > 1c5a
                                    adds r2, r3, #1
                                   ldr r3, [pc, #20]
52 00000012 <main+0x12> 4b05
                                                         (00000028 <.text+0x28>)
| 00000014 < main + 0x14 > 601a
                                    str r2, [r3, #0]
_{54} 00000016 < main + 0x16 > 4b04
                                    ldr r3, [pc, #16]
                                                         (00000028 < .text+0x28>)
                                   ldr r3, [r3, #0]
55 00000018 <main+0x18> 681b
56 0000001a <main+0x1a> 2b1f
                                    cmp r3, #31
57 0000001c <main+0x1c> ddf6
                                             0000000c <main+0xc>
                                    ble.n
58 0000001e <main+0x1e> 2300
                                            r3, #0
                                    movs
59 \mid 00000020 < main + 0x20 > 1c18
                                    adds
                                            r0, r3, #0
000000022 < main + 0x22 > 46bd
                                    mov sp, r7
61 \mid 00000024 \mid main+0x24 > b082
                                    sub sp, #8
62 \mid 00000026 < main + 0x26 > bd80
                                    pop {r7, pc}
  00000028 <.text+0x28> 0200
                                                 r0, r0, #8
                                        lsls
  0000002a < .text + 0x2a > 0000
                                                r0, r0, #0
                                        lsls
```

../../project/sw/src/count32.dasm



Prof. Dr.-Ing. Hofmann Integrated Electronic Systems Lab Merckstr. 25, D-64283 Darmstadt



```
0000000: 80b5 02af 084a 0023 1360 04e0 064b 1b68
                                                   ....J.#. '...K.h
  0000010: 5a1c 054b 1a60 044b 1b68 1f2b f6dd 0023
                                                   Z..K.'.K.h.+...#
  0000020: 181c bd46 82b0 80bd 0002 0000 0000 0000
                                                   . . . F . . . . . . . . . . . .
  0000030:
          0000 0000 0000 0000 0000 0000
                                        0000 0000
                                                   0000040:
          0000 0000 0000 0000 0000 0000
                                        0000 0000
  0000050:
          0000 0000 0000 0000 0000 0000
                                        0000 0000
  0000060:
          0000 0000 0000 0000 0000 0000
                                        0000 0000
  0000070:
          0000 0000 0000 0000 0000 0000
                                        0000 0000
  0000080: 0000 0000 0000 0000 0000
                                        0000 0000
  0000090: 0000 0000 0000 0000
                              0000 0000
                                        0000 0000
  00000a0: 0000 0000 0000 0000
                              0000 0000
                                        0000 0000
  00000b0: 0000 0000 0000 0000
                              0000 0000
                                        0000 0000
  00000c0: 0000 0000 0000 0000
                              0000 0000
                                        0000 0000
 00000d0: 0000 0000 0000 0000
                              0000 0000
                                        0000 0000
 00000e0: 0000 0000 0000 0000
                              0000 0000
                                        0000 0000
  00000f0: 0000 0000 0000 0000
                              0000 0000
                                        0000 0000
  0000100: 0000 0000 0000 0000
                              0000 0000
                                        0000 0000
  0000110: 0000 0000 0000 0000
                              0000
                                   0000
                                        0000 0000
  0000120: 0000 0000 0000 0000
                              0000
                                   0000
                                        0000 0000
  0000130: 0000 0000 0000 0000
                              0000
                                   0000
                                        0000 0000
  0000140:
          0000 0000 0000
                         0000
                              0000
                                   0000
                                        0000 0000
          0000 0000
                    0000
                         0000
  0000150:
                              0000
                                   0000
                                        0000 0000
  0000160:
          0000 0000 0000
                         0000
                              0000
                                   0000
                                        0000 0000
23
  0000170: 0000 0000 0000 0000 0000
                                   0000
                                        0000 0000
  0000180: 0000 0000 0000 0000 0000
                                   0000
                                        0000 0000
  0000190: 0000 0000 0000 0000 0000
                                   0000
                                        0000 0000
  00001a0: 0000 0000 0000 0000 0000
                                        0000 0000
  00001b0: 0000 0000 0000 0000 0000 0000
                                        0000 0000
  00001c0: 0000 0000 0000 0000 0000
                                        0000 0000
  00001d0: 0000 0000 0000 0000 0000
                                        0000 0000
  . . . . . . . . . . . . . . . . . . .
  . . . . . . . . . . . . . . . . . . .
  0000200: 1032 5476
                                                   . 2 T v
```

../../project/sw/src/count32.bintxt



Prof. Dr.-Ing. Hofmann Integrated Electronic Systems Lab Merckstr. 25, D-64283 Darmstadt



1	0000000:	80b5	02af	084a	0023	1360	04e0	064b	1 b 6 8	J.#.'K.h
2	0000010:	5a1c	054Ъ	1a60	044b	1b68	1f2b	f6dd	0023	ZK.'.K.h.+#
3	0000020:	181 c	bd46	82b0	80bd	0002	0000	0000	0000	F
4	0000030:	0000	0000	0000	0000	0000	0000	0000	0000	
5	0000040:	0000	0000	0000	0000	0000	0000	0000	0000	
6	0000050:	0000	0000	0000	0000	0000	0000	0000	0000	
7	0000060:	0000	0000	0000	0000	0000	0000	0000	0000	
8	0000070:	0000	0000	0000	0000	0000	0000	0000	0000	
9	0000080:	0000	0000	0000	0000	0000	0000	0000	0000	
10	0000090:	0000	0000	0000	0000	0000	0000	0000	0000	
11	00000a0:	0000	0000	0000	0000	0000	0000	0000	0000	
12	00000ъ0:	0000	0000	0000	0000	0000	0000	0000	0000	
13	00000c0:	0000	0000	0000	0000	0000	0000	0000	0000	
14	00000d0:	0000	0000	0000	0000	0000	0000	0000	0000	
15	00000e0:	0000	0000	0000	0000	0000	0000	0000	0000	
16	00000f0:	0000	0000	0000	0000	0000	0000	0000	0000	
17	0000100:	0000	0000	0000	0000	0000	0000	0000	0000	
18	0000110:	0000	0000	0000	0000	0000	0000	0000	0000	
19	0000120:	0000	0000	0000	0000	0000	0000	0000	0000	
20	0000130:	0000	0000	0000	0000	0000	0000	0000	0000	
21	0000140:	0000	0000	0000	0000	0000	0000	0000	0000	
22	0000150:	0000	0000	0000	0000	0000	0000	0000	0000	
23	0000160:	0000	0000	0000	0000	0000	0000	0000	0000	
24	0000170:	0000	0000	0000	0000	0000	0000	0000	0000	
25	0000180:	0000	0000	0000	0000	0000	0000	0000	0000	
26	0000190:	0000	0000	0000	0000	0000	0000	0000	0000	
27	00001a0:	0000	0000	0000	0000	0000	0000	0000	0000	
28	00001b0:	0000	0000	0000	0000	0000	0000	0000	0000	
29	00001c0:	0000	0000	0000	0000	0000	0000	0000	0000	
30	00001d0:	0000	0000	0000	0000	0000	0000	0000	0000	
31	00001e0:	0000	0000	0000	0000	0000	0000	0000	0000	
32	00001f0:	0000	0000	0000	0000	0000	0000	0000	0000	
33	0000200:	1f00	0000							
- 1										

 $../../\mathrm{project/sw/src/count} 32.\mathrm{goldtxt}$





```
// Integrated Electronic Systems Lab
 // TU Darmstadt
 // Author: Dipl.-Ing. Boris Traskov
  // Email:
              boris.traskov@ies.tu-darmstadt.de)
 // Purpose: copies "msg" to "dst"
  #define N 46
              char msg[N] = "A long time ago, in a galaxy far, far away...";
  static
 volatile
              char dst[N];
 main() {
12
      int i;
13
      for (i=0; i<N; i++) {
14
          dst[i] = msg[i];
15
16
      }
17
      return 0;
18
 }
```

../../project/sw/src/memcpy46.c

```
memcpy46.elf:
                    file format elf32-littlearm
  memcpy46.elf
  architecture: arm, flags 0x00000112:
  EXEC_P, HAS_SYMS, D_PAGED
  start address 0x00000000
  Program Header:
                 0x00008000 vaddr 0x00000000 paddr 0x00000000 align 2**15
      LOAD off
           filesz 0x00000230 memsz 0x0000025e flags rwx
  private flags = 200: [APCS-32] [FPA float format] [software FP]
13
  Sections:
  Idx Name
                    Size
                              VMA
                                        LMA
                                                  File off
                                                            Algn
14
   0 .text
                    00000044 00000000 00000000
                                                 0008000
                                                            2 * * 2
                    CONTENTS, ALLOC, LOAD, READONLY, CODE
16
                    00000030 00000200 00000200 00008200
17
    1 .data
                                                            2**2
                    CONTENTS, ALLOC, LOAD, DATA
18
    2 .bss
                    0000002e 00000230 00000230
                                                 00008230
                                                            2 * * 0
19
                    ALLOC
20
                    00000012
                             00000000 00000000 00008230 2**0
    3 .comment
                    CONTENTS, READONLY
22
  SYMBOL TABLE:
  00000000 1
                d .text 00000000 .text
 00000200 1
                d .data 00000000 .data
 00000230 1
                d .bss 00000000 .bss
 00000000 1
                              00000000 .comment
                d .comment
 00000000 1
                d *ABS* 00000000 .shstrtab
 00000000 1
                d *ABS* 00000000 .symtab
29
               d *ABS* 00000000 .strtab
 00000000 1
3.0
31 00000000 1
                df *ABS* 00000000 memcpy46.c
  00000200 1
               O .data 0000002e msg
32
33 00000230 g
                O .bss
                          0000002e dst
```





```
00000000 g
                  F .text 00000044 main
35
  Contents of section .text:
37
   0000 80b581b0 00af3a1c 00231360 0ce03b1c ......#. '..;
   0010 19683b1c 1a68094b 9b5c094a 53543a1c .h;..h.K.\.JST:.
   0020 3b1c1b68 01331360 3b1c1b68 2d2beedd ;..h.3.';..h-+..
   0030 0023181c bd4601b0 80bd0000 00020000 .#...F........
  0040 30020000
43 Contents of section .data:
   0200 41206c6f 6e672074 696d6520 61676f2c A long time ago,
   0210 20696e20 61206761 6c617879 20666172
                                                in a galaxy far
   0220 2c206661 72206177 61792e2e 2e000000
                                               , far away.....
46
  Contents of section .comment:
47
   0000 00474343 3a202847 4e552920 342e312e
                                               .GCC: (GNU) 4.1.
48
   0010 3100
49
  Disassembly of section .text:
  00000000 <main> b580 push
                                        {r7, lr}
  00000002 < main + 0x2 > b081
                                    sub sp, #4
  00000004 <main+0x4> af00
                                    add r7, sp, #0
  00000006 < main + 0x6 > 1c3a
                                    adds r2, r7, #0
  00000008 < main + 0x8 > 2300
                                            r3, #0
                                   movs
  0000000a < main + 0xa > 6013
                                   str r3, [r2, #0]
                                   b.n 00000028 <main+0x28>
  0000000c < main + 0xc > e00c
  0000000e < main + 0xe > 1c3b
                                    adds
                                           r3, r7, #0
59 00000010 <main+0x10> 6819
                                   ldr r1, [r3, #0]
60 \mid 00000012 \mid main+0x12 > 1c3b
                                   adds r3, r7, #0
  00000014 < main + 0x14 > 681a
                                    ldr r2, [r3, #0]
  00000016 < main + 0x16 > 4b09
                                    ldr r3, [pc, #36]
                                                          (0000003c < .text + 0x3c >)
  00000018 < main + 0x18 > 5c9b
                                    ldrb r3, [r3, r2]
                                    ldr r2, [pc, #36]
                                                          (00000040 < .text + 0x40 >)
  0000001a <main+0x1a> 4a09
  0000001c < main + 0x1c > 5453
                                   strb
                                          r3, [r2, r1]
65
                                   adds
  0000001e < main + 0x1e > 1c3a
                                            r2, r7, #0
66
  00000020 < main + 0x20 > 1c3b
                                    adds
                                            r3, r7, #0
67
  00000022 < main + 0x22 > 681b
                                    ldr r3, [r3, #0]
68
                                    adds r3, #1
str r3, [r2, #0]
  00000024 < main + 0x24 > 3301
69
  00000026 < main + 0x26 > 6013
  00000028 < main + 0x28 > 1c3b
                                    adds r3, r7, #0
71
                                   ldr r3, [r3, #0]
  0000002a < main + 0x2a > 681b
  0000002c <main+0x2c> 2b2d
                                    cmp r3, #45
  0000002e <main+0x2e> ddee
                                             0000000e <main+0xe>
                                  ble.n
74
75 00000030 <main+0x30> 2300
                                    movs
                                            r3, #0
_{76} \mid 00000032 < main + 0 \times 32 > 1 c18
                                    adds
                                            r0, r3, #0
                                   mov sp, r7
77 \mid 00000034 \mid main + 0x34 > 46bd
78 00000036 <main+0x36> b001
                                    add sp, #4
79 00000038 <main+0x38> bd80
                                    pop {r7, pc}
80 0000003a <main+0x3a> 0000
                                    lsls r0, r0, #0
81 \mid 0000003c < .text + 0x3c > 0200
                                        lsls
                                                 r0, r0, #8
                                                 r0, r0, #0
82 0000003e <.text+0x3e> 0000
                                        lsls
                                                 r0, r6, #8
83 00000040 < .text+0x40> 0230
                                        lsls
84 \mid 00000042 < .text + 0x42 > 0000
                                        lsls
                                                 r0, r0, #0
```

../../project/sw/src/memcpy46.dasm





C.2 Makefile and Linker Script

```
# Example makefile for HDL Lab
 # Integrated Electronic Systems Lab
3 # TU Darmstadt
4 #
 # Author: Dipl.-Ing. Boris Traskov
 # Email:
            boris.traskov@ies.tu-darmstadt.de
 #
 # Usage:
  # Invoke from shell with "make <target>"
  # For example, to compile count32.c run:
  # make count32
  # To generate utf8-encoded binary (for documentation) run:
 # make text
                 := $(ARM_GCC_DIR)/arm-elf-gcc
 GCC
15 SIZE
                 := $(ARM_GCC_DIR)/arm-elf-size
 STRIP
                 := $(ARM_GCC_DIR)/arm-elf-strip
16
17 OB JD UMP
                 := $(ARM_GCC_DIR)/arm-elf-objdump
 ### OPTIONS SWITCHING STD-LIB FUNCTIONS ON/OFF
19
20 OPT_NOSTDLIBS
               := -nodefaultlibs -fno-builtin -nostdlib
 ### OPTIONS CONTROLLING CODE GENERATION
22
 #-mlittle-endian Generate code for a processor running in little-endian
    mode.
 #-mthumb or -marm
                   Select between generating code that executes in ARM and
     Thumb states.
                     Reduce compilation time and make debugging produce the
    expected results.
 #-T default.ld specify default linker script
 OPT_CODEGEN
                := -mlittle-endian -mthumb -00 -T default.ld
27
28
29
  ### OPTIONS CONTROLLING DISASSEMBLY
                    Display assembler contents of executable sections
  #-d, --disassemble
30
31
  #-s, --full-contents
                          Display the full contents of all sections
    requested
 #-S, --source
                          Intermix source code with disassembly
32
                      Display the contents of all headers
  #-x, --all-headers
33
 #-z, --disassemble-zeroes Do not skip blocks of zeroes when
    disassembling
35 OPT_DASM
                := -dsSxz
36
37 SOURCES
                := $(wildcard *.c)
38 TARGETS
                := $(basename $(SOURCES))
39 BINS
                := $(wildcard *.bin)
40 GOLDS
                := $(wildcard *.gold)
41 LATEX_BINS
               := $(patsubst %.bin, %.bintxt, $(BINS))
42 LATEX_GOLDS
                := $(patsubst %.gold, %.goldtxt, $(GOLDS))
43
44 .PHONY: all clean $(TARGETS) text
45
  46
 #COMPILE
```





```
all :
     make $(TARGETS)
50
    make text
51
 $(TARGETS):
53
    make $@.bin $@.dasm
 #used to convert binary data to utf8 for the lab manual
56
 text : $(BINS) $(GOLDS)
57
    make $(LATEX_BINS) $(LATEX_GOLDS)
58
 . SECONDARY:
 %.elf : %.c
61
     $(GCC) $(OPT_NOSTDLIBS) $(OPT_CODEGEN) $^ -o $@
     $(SIZE) $@
     echo $(TARGETS)
64
65
 %.dasm: %.elf
66
     $(OBJDUMP) $(OPT_DASM) --prefix-addresses --show-raw-insn $^ > $@
67
 %.bin: %.elf
    $(STRIP) -0 binary $^ -o $@
 %.bintxt : %.bin
    xxd $^ > $@
73
74
 %.goldtxt : %.gold
    xxd $^ > $@
 77
 #REMOVE ALL INTERMEDIATE FILES
 **************************************
80
    rm -f *.elf *.asm *.dasm *.bin *.s *.o *txt
```

../../project/sw/src/makefile

../../project/sw/src/default.ld





D Synthesis Script for Design Compiler

```
### SYNTHESIS SCRIPT
 # Integrated Electronic Systems Lab
 # TU Darmstadt
 # Author:
            Dipl.-Ing. Boris Traskov
 # Email:
             boris.traskov@ies.tu-darmstadt.de
 # Purpose: map an RTL design to GL-netlist, annotate timing, analyse desgn
             "cd" to the dc_work directory
 # Usage:
             invoke script with:
             dc_shell -f ../scripts/synthesis
12
 set PROJECT_PATH
                    "/home/borist/courses/hdl_lab/project"
13
                    "/home/borist/courses/hdl_lab/project/hw/rep"
  set REP_PATH
14
15
  #analyse, elaborate and save unmapped design
16
  analyze -format sv {cpu.v}
  elaborate cpu -architecture verilog -library WORK -update
19
  uniquify
 write -hierarchy -format ddc -output ${PROJECT_PATH}/hw/unmapped/
     cpu_unmapped.ddc
 #open the schematic. Take a look at it!
 #open /cad/synopsys/tools/syn_vE-2010.12-SP1/packages/gtech/src_ver/
     gtech_lib.v and take a look at it
  #constrain design
 create_clock -name "CLOCK" -period 1 -waveform { 0.000 0.500 } { clk }
 #map to target technology and save
 compile -exact_map
 write -hierarchy -format ddc -output ${PROJECT_PATH}/hw/mapped/
     cpu_mapped.ddc
31
  #export mapped design as verilog netlist file for gate-level simulation
33
  write -hierarchy -format verilog -output ${PROJECT_PATH}/hw/mapped/cpu_gl.v
34
  #export timing annotations
 write_sdf ${PROJECT_PATH}/hw/mapped/timing.sdf
                        > ${REP_PATH}/design.txt
38
 report_design
                        > ${REP_PATH}/timing.txt
 report_timing
                        > ${REP_PATH}/area.txt
 report_area
11 report_reference
                        > ${REP_PATH}/reference.txt
42 report_resources
                       > ${REP_PATH}/resources.txt
43 check_design
                        > ${REP_PATH}/check_design.txt
 license_users
  exit
```

../../project/hw/scripts/synthesis



E Gate-Level-Simulation Script for Modelsim

```
### GATE-LEVEL SIMULATION SCRIPT
 # Integrated Electronic Systems Lab
 # TU Darmstadt
 # Author:
            Dipl.-Ing. Boris Traskov
 # Email:
            boris.traskov@ies.tu-darmstadt.de
 # Purpose:
            simulate a verilog-netlist with annotated cell delays
            "cd" to the ms_work directory
 #
            start Modelsim with:
10
            VSIM $$> vsim
 #
            invoke GL-sim script with:
            VSIM $$> do ../scripts/gate_level_simulation
13
14
 #create a seperate library for std. cells and fill it (only needed once)
  vlib umc13
16
  vlog -work umc13 /cad/umc/UMC13/UMCE13H210D3_1.2/verilog_simulation_models/
 #compile gate-level netlist file and testbench
19
 vlog -sv -work work ../mapped/cpu_gl.v ../tb/memory.sv ../tb/testbench.sv
20
 #simulate testbench (link to standart cell library, annotate typical timing
     to Device Under Test)
  vsim -L umc13 -sdftyp /testbench/cpu_i=../mapped/timing.sdf -novopt
     work.testbench
 #add signals to waveform
 add wave sim:/testbench/*
```

 $../../project/hw/scripts/gate_level_simulation$

References

- [1] ARM Architecture Reference Manual.
- [2] Design Vision HELP, file:///cad/synopsys/tools/syn vE-2010.12-SP1/doc/syn/html/dvoh/enhanced/index.html.
- [3] GCC Online Documentation.
- [4] Modelsim SE Tutorial.
- [5] Thumb® 16-bit Instruction Set Quick Reference Card.