Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Verilog inline #279

Merged
merged 3 commits into from
Sep 7, 2018
Merged

Verilog inline #279

merged 3 commits into from
Sep 7, 2018

Commits on Sep 7, 2018

  1. added optional inlining for verilog

    @rdaly525 @rsetaluri
    rdaly525 authored and rsetaluri committed Sep 7, 2018
    Configuration menu
    Copy the full SHA
    a76b492 View commit details
    Browse the repository at this point in the history

  2. Make coreir-verilog inline a generic option 

    Making inline verilog through coreir an option, rather than its own
compilation target.
    @rsetaluri
    rsetaluri committed Sep 7, 2018
    Configuration menu
    Copy the full SHA
    248c510 View commit details
    Browse the repository at this point in the history

  3. Refactor verilog inlining check

    @rsetaluri
    rsetaluri committed Sep 7, 2018
    Configuration menu
    Copy the full SHA
    43f01e1 View commit details
    Browse the repository at this point in the history