Skip to content
View phoebusji's full-sized avatar
0 followers · 28 following
Block or Report

Block or report phoebusji

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. FPGA FPGA Public

    Forked from sin-x/FPGA

    数字IC相关资料

  2. block-I3CMaster-sifive block-I3CMaster-sifive Public

    Forked from priyanka-kurkuri/block-I3CMaster-sifive

    This is repository for the Improved Inter Integrated Circuit Master IP

    Scala

  3. MAXVY_MIPI_I3C_Basic_Master_Controller_IP MAXVY_MIPI_I3C_Basic_Master_Controller_IP Public

    Forked from samy-maxvy/MAXVY_MIPI_I3C_Basic_Master_Controller_IP

    It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.

    Verilog

  4. apb_mipi_i3c._basic_master apb_mipi_i3c._basic_master Public

    Forked from samy-maxvy/apb_mipi_i3c._basic_master

    It is gate level netlist

  5. ahb_mipi_i3c_basic_master ahb_mipi_i3c_basic_master Public

    Forked from samy-maxvy/ahb_mipi_i3c_basic_master

    It is MIPI I3C Basic master gate level list which support only SDR and I2C feature

  6. ECE241-project-PIC10-compatible-CPU ECE241-project-PIC10-compatible-CPU Public

    Forked from tech4me/ECE241-project-PIC10-compatible-CPU

    An implementation of PIC10F202 microcontroller with output to VGA display on FPGA

    Verilog