- π Iβm currently working on Chip Design.
- π± Iβm currently learning VLSI.
- π I'm interested in PCB Design, Chip Design.
- π¬ Ask me about Electronics, IoT and PCB design.
- π€ Iβm looking for help with integrating AI on node-js backend.
- π« How to reach me: parthasingharoy166@gmail.com
-
parthasingharoy166@gmail.com
- Phulia,Nadia
- in/parthasingharoy
Highlights
- Pro
Block or Report
Block or report PSR0001
Contact GitHub support about this userβs behavior. Learn more about reporting abuse.
Report abusePinned
-
eSim_hackathon
eSim_hackathon PublicMixed Signal Circuit Design and Simulation Marathon under very Good category Article: https://www.linkedin.com/pulse/mixed-signal-simulation-marathon-using-esim-sky130-kannan-moudgalya/?trackingId=β¦
Verilog 1
-
-
Path_coverage_ros
Path_coverage_ros PublicForked from SunirbanRanjit/Path_coverage_ros
Area coverage multi bot environment in ros
Python
-
eSim
eSim PublicForked from FOSSEE/eSim
This repository contain source code for new flow of FreeEDA now know as eSim
Python
-
bare-minimal-linux-system
bare-minimal-linux-system PublicBare Minimum Linux System with QEMU emulator
If the problem persists, check the GitHub status page or contact support.