Quad Analog Switch/ Quad Multiplexer

The MC14016B quad bilateral switch is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each MC14016B consists of four independent switches capable of controlling either digital or analog signals. The quad bilateral switch is used in signal gating, chopper, modulator, demodulator and CMOS logic implementation.

- Diode Protection on All Inputs
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Linearized Transfer Characteristics
- Low Noise $12 \text{ nV/}\sqrt{\text{Cycle}}$, $f \ge 1.0 \text{ kHz typical}$
- Pin–for–Pin Replacements for CD4016B, CD4066B (Note improved transfer characteristic design causes more parasitic coupling capacitance than CD4016)
- For Lower R_{ON}, Use The HC4016 High–Speed CMOS Device or The MC14066B
- This Device Has Inputs and Outputs Which Do Not Have ESD Protection. Antistatic Precautions Must Be Taken.

MAXIMUM RATINGS (Voltages Referenced to V_{SS}) (Note 2.)

Symbol	Parameter	Value	Unit
V_{DD}	DC Supply Voltage Range	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage Range (DC or Transient)	-0.5 to V _{DD} + 0.5	V
l _{in}	Input Current (DC or Transient) per Control Pin	±10	mA
I _{SW}	Switch Through Current	±25	mA
P _D	Power Dissipation, per Package (Note 3.)	500	mW
T _A	Ambient Temperature Range	-55 to +125	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C
T _L	Lead Temperature (8–Second Soldering)	260	°C

- Maximum Ratings are those values beyond which damage to the device may occur.
- Temperature Derating: Plastic "P and D/DW" Packages: – 7.0 mW/°C From 65°C To 125°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}.$

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.




ON Semiconductor

http://onsemi.com

MARKING DIAGRAMS




PDIP-14 P SUFFIX CASE 646






SOIC-14 D SUFFIX CASE 751A





SOEIAJ-14 F SUFFIX CASE 965



A = Assembly Location


WL or L = Wafer Lot YY or Y = Year WW or W = Work Week

ORDERING INFORMATION


Device	Package	Shipping
MC14016BCP	PDIP-14	2000/Box
MC14016BD	SOIC-14	55/Rail
MC14016BDR2	SOIC-14	2500/Tape & Reel
MC14016BF	SOEIAJ-14	See Note 1.
MC14016BFEL	SOEIAJ-14	See Note 1.

 For ordering information on the EIAJ version of the SOIC packages, please contact your local ON Semiconductor representative.

PIN ASSIGNMENT




BLOCK DIAGRAM



Control	Switch
0 = V _{SS}	Off
1 = V _{DD}	On

LOGIC DIAGRAM

(1/4 OF DEVICE SHOWN)



ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

			V _{DD}	- 5	− 55°C 25°C			125°C			
Characteristic	Figure	Symbol	Vdc	Min	Max	Min	Тур (4.)	Max	Min	Max	Unit
Input Voltage Control Input	1	V _{IL}	5.0 10 15	_ _ _	_ _ _	_ _ _	1.5 1.5 1.5	0.9 0.9 0.9	_ _ _	_ _ _	Vdc
		V _{IH}	5.0 10 15	_ _ _	_ _ _	3.0 8.0 13	2.0 6.0 11	_ _ _	_ _ _	_ _ _	Vdc
Input Current Control	_	I _{in}	15	_	±0.1	_	±0.00001	±0.1	_	± 1.0	μAdc
Input Capacitance Control Switch Input Switch Output Feed Through	_	C _{in}	 - - -	_ _ _ _	_ _ _ _	_ _ _ _	5.0 5.0 5.0 0.2	_ _ _ _	_ _ _ _	_ _ _ _	pF
Quiescent Current (Per Package) ^(5.)	2,3	I _{DD}	5.0 10 15	_ _ _	0.25 0.5 1.0	_ _ _	0.0005 0.0010 0.0015	0.25 0.5 1.0	_ _ _	7.5 15 30	μAdc
"ON" Resistance $ (V_C = V_{DD}, R_L = 10 k\Omega) $ $ (V_{in} = + 5.0 Vdc) $ $ (V_{in} = + 5.0 Vdc) $ $ (V_{in} = + 5.0 Vdc) $ $ (V_{in} = \pm 0.25 Vdc) $ $ (V_{in} = \pm 0.25 Vdc) $ $ (V_{in} = + 7.5 Vdc) $ $ (V_{in} = - 7.5 Vdc) $ $ (V_{in} = \pm 0.25 Vdc) $ $ (V_{in} = \pm 10 Vdc) $ $ (V_{in} = + 10 Vdc) $ $ (V_{in} = + 0.25 Vdc) $ $ (V_{in} = + 5.6 Vdc) $ $ (V_{in} = + 15 Vdc) $ $ (V_{in} = + 0.25 Vdc) $ $ (V_{in} = + 9.3 Vdc) $	4,5,6	R _{ON}	5.0 7.5 10	-	600 600 360 360 360 600 600 360 360 360	-	300 300 280 240 240 180 260 310 310 260 260 300	660 660 400 400 400 660 660 660 400 400	-	840 840 840 520 520 520 840 840 840 520 520	Ohms
Δ "ON" Resistance Between any 2 circuits in a common package $(V_C = V_{DD}) \\ (V_{in} = \pm 5.0 \text{ Vdc}, V_{SS} = -5.0 \text{ Vdc}) \\ (V_{in} = \pm 7.5 \text{ Vdc}, V_{SS} = -7.5 \text{ Vdc})$		ΔR _{ON}	5.0 7.5				15 10				Ohms
Input/Output Leakage Current $(V_C = V_{SS})$ $(V_{in} = +7.5, V_{out} = -7.5 \text{ Vdc})$ $(V_{in} = -7.5, V_{out} = +7.5 \text{ Vdc})$	_	_	7.5 7.5	_	±0.1 ±0.1	_	±0.0015 ±0.0015	±0.1 ±0.1	_	± 1.0 ± 1.0	μAdc

NOTE: All unused inputs must be returned to V_{DD} or V_{SS} as appropriate for the circuit application.


^{4.} Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

For voltage drops across the switch (\(\Delta V_{\text{switch}} \)) > 600 mV (> 300 mV at high temperature), excessive V_{DD} current may be drawn; i.e., the current out of the switch may contain both V_{DD} and switch input components. The reliability of the device will be unaffected unless the Maximum Ratings are exceeded. (See first page of this data sheet.) Reference Figure 14.

ELECTRICAL CHARACTERISTICS (6.) ($C_L = 50 \text{ pF}, T_A = 25^{\circ}C$)

Characteristic	Figure	Symbol	V _{DD} Vdc	Min	Typ ^(7.)	Max	Unit
Propagation Delay Time ($V_{SS} = 0 \text{ Vdc}$) V_{in} to V_{out} ($V_C = V_{DD}$, $R_L = 10 \text{ k}\Omega$)	7	t _{PLH} , t _{PHL}	5.0 10 15	_ _ _	15 7.0 6.0	45 15 12	ns
Control to Output $(V_{in} \le 10 \text{ Vdc}, R_L = 10 \text{ k}\Omega)$	8	t _{PHZ} , t _{PLZ} , t _{PZH} , t _{PZL}	5.0 10 15	_ _ _	34 20 15	90 45 35	ns
Crosstalk, Control to Output (V_{SS} = 0 Vdc) (V_{C} = V_{DD} , R_{in} = 10 k Ω , R_{out} = 10 k Ω , f = 1.0 kHz)	9	_	5.0 10 15	_ _ _	30 50 100	_ _ _	mV
Crosstalk between any two switches ($V_{SS} = 0 \text{ Vdc}$) $(R_L = 1.0 \text{ k}\Omega, f = 1.0 \text{ MHz},$ $\text{crosstalk} = 20 \log_{10} \frac{V_{out1}}{V_{out2}}$)	_		5.0	_	- 80	_	dB
Noise Voltage ($V_{SS} = 0 \text{ Vdc}$) ($V_C = V_{DD}$, f = 100 Hz)	10,11		5.0 10 15	_ _ _	24 25 30	_ _ _	nV/√Cycle
$(V_C = V_{DD}, f = 100 \text{ kHz})$			5.0 10 15	_ _ _	12 12 15	_ _ _	
Second Harmonic Distortion ($V_{SS} = -5.0 \text{ Vdc}$) ($V_{in} = 1.77 \text{ Vdc}$, RMS Centered @ 0.0 Vdc, $R_L = 10 \text{ k}\Omega$, $f = 1.0 \text{ kHz}$)	_		5.0	_	0.16	_	%
$\begin{split} &\text{Insertion Loss ($V_C = V_{DD}$, $V_{in} = 1.77$ Vdc,} \\ &V_{SS} = -5.0$ Vdc, RMS centered = 0.0$ Vdc, $f = 1.0$ MHz) \\ &I_{IOSS} = 20 log_{10} \frac{V_{out}}{V_{in}}) \\ &(R_L = 1.0 \text{ k}\Omega) \\ &(R_L = 100 \text{ k}\Omega) \\ &(R_L = 100 \text{ k}\Omega) \\ &(R_L = 1.0 \text{ M}\Omega) \end{split}$	12		5.0		2.3 0.2 0.1 0.05		dΒ
$\label{eq:bandwidth} \begin{split} &\text{Bandwidth } (-3.0 \text{ dB}) \\ &\text{($V_C = V_{DD}$, $V_{in} = 1.77$ Vdc, $V_{SS} = -5.0$ Vdc,} \\ &\text{RMS centered @ 0.0 Vdc)} \\ &\text{($R_L = 1.0 k\Omega)} \\ &\text{($R_L = 10 k\Omega)} \\ &\text{($R_L = 100 k\Omega)} \\ &\text{($R_L = 1.0 M\Omega)} \end{split}$	12,13	BW	5.0	_ _ _ _	54 40 38 37	_ _ _ _	MHz
$\label{eq:off-channel} \begin{array}{l} \text{OFF Channel Feedthrough Attenuation} \\ (V_{SS} = -5.0 \text{ Vdc}) \\ (V_{C} = V_{SS}, 20 \log_{10} \frac{V_{out}}{V_{in}} = -50 \text{dB}) \\ (R_{L} = 1.0 \text{k}\Omega) \\ (R_{L} = 10 \text{k}\Omega) \\ (R_{L} = 100 \text{k}\Omega) \\ (R_{L} = 1.0 \text{M}\Omega) \end{array}$	_		5.0	_ _ _ _	1250 140 18 2.0	_ _ _ _	kHz

^{6.} The formulas given are for typical characteristics only at 25°C.
7. Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



$$\begin{split} V_{IL} \colon V_{C} \text{ is raised from V}_{SS} \text{ until V}_{C} &= V_{IL}. \\ \text{at V}_{C} &= V_{IL} \colon I_{S} = \pm 10 \ \mu\text{A} \text{ with V}_{in} = V_{SS}, \ V_{out} = V_{DD} \text{ or V}_{in} = V_{DD}, \ V_{out} = V_{SS}. \end{split}$$

 V_{IH} : When $V_C = V_{IH}$ to V_{DD} , the switch is ON and the R_{ON} specifications are met.

Figure 1. Input Voltage Test Circuit




Figure 2. Quiescent Power Dissipation
Test Circuit




Figure 3. Typical Power Dissipation per Circuit (1/4 of device shown)

TYPICAL R_{ON} versus INPUT VOLTAGE




Figure 4. $V_{SS} = -5.0 \text{ V}$ and -7.5 V




Figure 5. $V_{SS} = 0 V$




Figure 6. R_{ON} Characteristics Test Circuit




Figure 8. Turn-On Delay Time Test Circuit and Waveforms




Figure 10. Noise Voltage Test Circuit




Figure 7. Propagation Delay Test Circuit and Waveforms




Figure 9. Crosstalk Test Circuit




Figure 11. Typical Noise Characteristics




Figure 12. Typical Insertion Loss/Bandwidth Characteristics




Figure 13. Frequency Response Test Circuit




Figure 14. ΔV Across Switch

APPLICATIONS INFORMATION

Figure A illustrates use of the Analog Switch. The 0–to–5 V Digital Control signal is used to directly control a 5 V_{p-p} analog signal.

The digital control logic levels are determined by V_{DD} and V_{SS} . The V_{DD} voltage is the logic high voltage; the V_{SS} voltage is logic low. For the example, $V_{DD} = +5$ V logic high at the control inputs; $V_{SS} = GND = 0$ V logic low.

The maximum analog signal level is determined by V_{DD} and V_{SS} . The analog voltage must not swing higher than V_{DD} or lower than V_{SS} .

The example shows a 5 V_{p-p} signal which allows no margin at either peak. If voltage transients above V_{DD} and/or below V_{SS} are anticipated on the analog channels, external diodes (D_x) are recommended as shown in Figure B. These diodes should be small signal types able to absorb the maximum anticipated current surges during clipping.

The *absolute* maximum potential difference between V_{DD} and V_{SS} is 18.0 V. Most parameters are specified up to 15 V which is the *recommended* maximum difference between V_{DD} and V_{SS} .




Figure A. Application Example






Figure B. External Germanium or Schottky Clipping Diodes

PACKAGE DIMENSIONS

P SUFFIX PLASTIC DIP PACKAGE CASE 646-06 ISSUE M








- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
 4. DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 5. ROUNDED CORNERS OPTIONAL.

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.715	0.770	18.16	18.80
В	0.240	0.260	6.10	6.60
С	0.145	0.185	3.69	4.69
D	0.015	0.021	0.38	0.53
F	0.040	0.070	1.02	1.78
G	0.100	BSC	2.54	BSC
Н	0.052	0.095	1.32	2.41
J	0.008	0.015	0.20	0.38
K	0.115	0.135	2.92	3.43
L	0.290	0.310	7.37	7.87
М		10°		10°
N	0.015	0.039	0.38	1.01

PACKAGE DIMENSIONS

D SUFFIX PLASTIC SOIC PACKAGE CASE 751A-03 ISSUE F




- (OTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) DED SIDE.

- 4. MAXIMUM MOLLD PROTRUSION 0.19 (0.000) PER SIDE.
 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	METERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	8.55	8.75	0.337	0.344	
В	3.80	4.00	0.150	0.157	
С	1.35	1.75	0.054	0.068	
D	0.35	0.49	0.014	0.019	
F	0.40	1.25	0.016	0.049	
G	1.27	1.27 BSC		BSC	
J	0.19	0.25	0.008	0.009	
K	0.10	0.25	0.004	0.009	
M	0 °	7°	0 °	7°	
Р	5.80	6.20	0.228	0.244	
R	0.25	0.50	0.010	0.019	

PACKAGE DIMENSIONS

F SUFFIX PLASTIC EIAJ SOIC PACKAGE CASE 965-01 **ISSUE O**



NOTES:

- JIES:

 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: MILLIMETER.

 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE
- MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.

 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018). TO BE 0.46 (0.018).

	MILLIN	METERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.18	0.27	0.007	0.011
D	9.90	10.50	0.390	0.413
Ε	5.10	5.45	0.201	0.215
е	1.27 BSC		0.050	BSC
HE	7.40	8.20	0.291	0.323
0.50	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
M	0 °	10 °	0 °	10 °
Q ₁	0.70	0.90	0.028	0.035
Z		1.42		0.056

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (M–F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, England, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore: 001–800–4422–3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549

Phone: 81–3–5740–2745 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.