Skip to content

Commit

Permalink
tests/tcg/tricore: Add build infrastructure
Browse files Browse the repository at this point in the history
this includes the Makefile and linker script to build all the tests.

Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Bastian Koppelmann <kbastian@mail.uni-paderborn.de>
Signed-off-by: Alex Bennée <alex.bennee@linaro.org>
Message-Id: <20210305170045.869437-5-kbastian@mail.uni-paderborn.de>
Message-Id: <20210512102051.12134-15-alex.bennee@linaro.org>
  • Loading branch information
bkoppelmann authored and stsquad committed May 18, 2021
1 parent 582079c commit be78e79
Show file tree
Hide file tree
Showing 3 changed files with 76 additions and 0 deletions.
1 change: 1 addition & 0 deletions MAINTAINERS
Expand Up @@ -349,6 +349,7 @@ S: Maintained
F: target/tricore/
F: hw/tricore/
F: include/hw/tricore/
F: tests/tcg/tricore/

Multiarch Linux User Tests
M: Alex Bennée <alex.bennee@linaro.org>
Expand Down
15 changes: 15 additions & 0 deletions tests/tcg/tricore/Makefile.softmmu-target
@@ -0,0 +1,15 @@
TESTS_PATH = $(SRC_PATH)/tests/tcg/tricore

LDFLAGS = -T$(TESTS_PATH)/link.ld
ASFLAGS =

QEMU_OPTS += -M tricore_testboard -nographic -kernel

%.pS: $(TESTS_PATH)/%.S
$(HOST_CC) -E -o $@ $<

%.o: %.pS
$(AS) $(ASFLAGS) -o $@ $<

%.tst: %.o
$(LD) $(LDFLAGS) $< -o $@
60 changes: 60 additions & 0 deletions tests/tcg/tricore/link.ld
@@ -0,0 +1,60 @@
/* Default linker script, for normal executables */
OUTPUT_FORMAT("elf32-tricore")
OUTPUT_ARCH(tricore)
ENTRY(_start)

/* the internal ram description */
MEMORY
{
text_ram (rx!p): org = 0x80000000, len = 15K
data_ram (w!xp): org = 0xd0000000, len = 130K
}
/*
* Define the sizes of the user and system stacks.
*/
__USTACK_SIZE = DEFINED (__USTACK_SIZE) ? __USTACK_SIZE : 1K ;
/*
* Define the start address and the size of the context save area.
*/
__CSA_BEGIN = 0xd0000000 ;
__CSA_SIZE = 8k ;
__CSA_END = __CSA_BEGIN + __CSA_SIZE ;

SECTIONS
{
.text :
{
*(.text)
. = ALIGN(8);
} > text_ram

.rodata :
{
*(.rodata)
*(.rodata1)
} > data_ram

.data :
{
. = ALIGN(8) ;
*(.data)
*(.data.*)
. = ALIGN(8) ;
__USTACK = . + __USTACK_SIZE -768;

} > data_ram
/*
* Allocate space for BSS sections.
*/
.bss :
{
BSS_BASE = . ;
*(.bss)
*(COMMON)
. = ALIGN(8) ;
} > data_ram
/* Make sure CSA, stack and heap addresses are properly aligned. */
_. = ASSERT ((__CSA_BEGIN & 0x3f) == 0 , "illegal CSA start address") ;
_. = ASSERT ((__CSA_SIZE & 0x3f) == 0 , "illegal CSA size") ;

}

0 comments on commit be78e79

Please sign in to comment.