University of Toronto Dept. of Electrical and Computer Engr. 10 King's College Rd., Toronto, ON M5S 3G4

ECE435F

Digital Integrated Circuits

Final Exam


Unless otherwise stated either assume the following transistor parameters, or use the parameters from the summary in the Appendix of Chapter 3 from the book:

- N-channel MOS transistors:
 $$\begin{split} &\mu_n C_{ox} = 190~\mu\text{A/V}^2, \, V_{tn} = 0.6~\text{V}, \, \gamma = 0.5~\text{V}^{1/2}, \\ &r_{ds}(\Omega) = 9000 L(\mu\text{m})/I_D(\text{mA}) \text{ in active region, } C_j = 1.1\times 10^{-3}~\text{pF/(}\mu\text{m})^2, \\ &C_{jSW} = 2.0\times 10^{-4}~\text{pF/}\mu\text{m}, \, C_{ox} = 4.5\times 10^{-3}~\text{pF/(}\mu\text{m})^2, \, \text{and} \\ &C_{gs(overlap)} = C_{gd(overlap)} = 3.0\times 10^{-4}~\text{pF/}\mu\text{m} \end{split}$$
- P-channel MOS transistors:
 $$\begin{split} &\mu_p C_{ox} = 70~\mu\text{A/V}^2, \, V_{tp} = -0.7~V, \, \gamma = 0.6~V^{1/2}, \\ &r_{ds}(\Omega) = 7000 L(\mu\text{m})/I_D(\text{mA}) \text{ in active region, } C_j = 1.3\times 10^{-3}~\text{pF/(μm)}^2, \\ &C_{jSW} = 2.5\times 10^{-4}~\text{pF/$\mu\text{m}}, \, C_{ox} = 4.5\times 10^{-3}~\text{pF/(μm)}^2, \, \text{and} \\ &C_{gs(overlap)} = C_{gd(overlap)} = 3.0\times 10^{-4}~\text{pF/$\mu\text{m}} \end{split}$$


All questions are weighted equally.


Supply answers on the attached pages only.

MAKE ALL DIAGRAMS AS NEAT AS POSSIBLE. GRADES WILL NOT BE GIVEN FOR ANSWERS THAT ARE NOT CLEARLY DISCERNIBLE. FOR EXAMPLE, CLEARLY SHOW n-ch. TRANSISTORS AS OPPOSED TO p-ch. TRANSISTORS, DEVICE SIZES, CONNECTING NODES, ETC.



1. A CMOS inverter is driving two identical inverters through a 100μm metal line that is 2μm wide and 1.0μm above the surface of the IC. The thickness of the metal is also 0.4μm. All the n-channel transistors are 2μm/0.5μm and the p-channel transistors are 4μm/0.5μm. Estimate the total load capacitance at the output of the first inverter. You may ignore junction capacitance, but do not ignore the fringing capacitance of the interconnect. What is the 70% rise time of the first inverter?





2. Fill in the timing diagrams with the appropriate waveforms assuming V_1 is initially a '0'. What function does the circuit realize?

3.	Consider multiplying two 5-bit numbers where the multiplier is considered to be a positive number only and the binary equivalent to +25. The multiplicand is the two's complement equivalent to -3. Show step-by-step the process whereby the multiplication takes place. Be especially careful to use the necessary number of bits at each step.

4.	Design a state-machine using sychronous design techniqes and D-type flip-flops only that continuously changes through the states: 000 100 110 111 000 100 110 111 000 and so on. Your design should be described hierarchically to the transistor level and should be based on using tranditional CMOS circuits. Transistor sizes are not necessary.