Name:

University of Toronto

Faculty of Applied Science and Engineering

FINAL EXAMINATION, DECEMBER 2001

4th Year, Programs 5, 7

ECE534F, Integrated Circuit Engineering

Examiner: C.A.T. Salama

NO AIDS SHEETS ALLOWED; NON-PROGRAMMABLE CALCULATOR ALLOWED

- (1) Answer all questions in the space provided on these sheets. Do not unstaple sheets.
- (2) For bipolar transistors:

• NPN
$$\beta = 100$$
; $|V_{BE}| = 0.7V$; $|V_{CE}|_{sac} = 0.1V$; $r_o = \frac{100}{I_C}$

• PNP
$$\beta = 20$$
 : $|V_{BE}| = 0.7V$; $|V_{CE}|_{sat} = 0.2V$; $r_o = \frac{100}{I_C}$
For all BJT's: $\frac{kT}{q} = 25 \text{mV}$; $I_C = I_S e \frac{qV_{BE}}{kT}$

(3) For MOSTs:

$$I_{D} = \frac{\mu CoZ}{2L} (V_{G} - V_{T})^{2}; V_{D} \ge V_{G} - V_{T}$$

$$I_{D} = \frac{\mu CoZ}{L} \left[\left(V_{G} - V_{T} \right) V_{D} - \frac{V_{D}^{2}}{2} \right], V_{D} \leq V_{G} - V_{T}$$

- n channel $\mu \text{Co} = 20 \,\mu\text{A/V}^2$; $V_T = +0.6 \,\text{V}$; $r_O = \frac{5 \times 10^6 \,\text{L}}{I_D}$ (L in um, I_D in uA)
- p channel $\mu \text{Co} = 10 \ \mu \text{A/V}^2$; $V_T = -0.6 \text{V}$; $r_O = \frac{5 \times 10^6 \text{L}}{I_D}$ (L in um, I_D in uA)


Question	Maximum Mark*	Mark	
1	12		
2	12		
3	18		
4	18		
TOTAL	60		

^{*} Individual marks for each section are shown in [] brackets. Page 1 of 13

- 1. [6] (a) Design the diffusion process for the source and drain of an n-channel MOSFET given that:
 - the required surface concentration = 10^{18} cm⁻³
 - the required junction depth = 1um
 - p-type substrate acceptor concentration = $5 \times 10^{15} \text{cm}^{-3}$ boron
 - deposition furnace temperature = 1000°C
 - drive-in fumace temperature = 1100°C

Specify the deposition and drive-in times. For Phosphorus

T(°C)	Solid Solubility	D cm ² /sec		
1000	3x10 ²⁰ cm ⁻³	4x10 ⁻¹⁴		
1100	$4x10^{20}$ cm ⁻³	81x10 ⁻¹⁴		




The diffusion functions: normalized concentration versus normalized distanc

$$N_s = const$$
:


$$Q(t) = -\frac{2}{\sqrt{\pi}} \sqrt{Dt} N_s$$
$$N_s(t) = -\frac{Q}{\sqrt{\pi Dt}}$$

$$N_s(t) = -\frac{Q}{\sqrt{\pi \dot{D}t}}$$

Consider the following layouts, identify in each case the component under consideration and draw a cross section for that particular component. [3] (b)




- buried layer isolation
- base
- emitter
- Х contact
- metal



	[3]	(c)	Are the following statements true or false?		
				True	False
		•	Optical lithography can be used to define patterns below 0.1um.		
•		•	Ion implantation causes damage to the lattice of the semiconductor which must be annealed thermally.		
		•	Silicon dioxide grown thermally on silicon passivates the semiconductor surface.		
•		•	The yield of an integrated circuit decreases exponentially with increasing area of the circuit.		
-		•	Bipolar IC technology requires junction isolation.		
=		•	Lateral pnp transistors can be used in the signal path without affecting the frequency performance of the circuit.		


2. [4] (a) Consider the aluminum gate n-channel MOS transistor shown below. List three problems commonly encountered with this structure. What modifications to the process have been devised to solve these problems. Show the cross section of an optimized MOSFET including these modified features.

Problems




Process Modifications and Cross Section of Optimized MOSFET


[4] (b) The figure below shows a CMOS inverter layout containing several examples of either poor layout technique or design-rule violations. Find as many of these as possible and give a qualitative explanation of how each instance could be detrimental to the yield, functionality, or performance of the design. The layout is to scale and a one-lambda grid is provided in the figure.




- [4] (c) Consider the following CMOS differential amplifier:
 - Find an expression for the midband gain of the amplifier $A_{vo} = \frac{V_o}{V_i}$
 - Calculate the gain for the specific case: $V_{DD} = 2.5 \text{V}, V_{SS} = -2.5 \text{V} \text{ and } I_{B} = 2.5 \text{uA}$
 - Suggest appropriate layout techniques to ensure that the amplifier is as perfectly balanced as possible.




3. [4] (a) The following circuit is commonly used to generate an output current which is independent of supply voltage and is proportional to absolute temperature. Express the output current I_0 in terms of the saturation currents I_{s1} and I_{s2} of Q_4 and Q_2 respectively and the resistor R_s .



[4] (b) The figure illustrates the principle of a proposed monolithic linearized two quadrant multiplier. Find $(I_{C1} - I_{C2})$ as a function of ΔI_x , I_x and I_y . Will this circuit work as a multiplier? Make any reasonable assumptions.




[10] (c) The circuit shown below represents the two input stages of an operational amplifier. Assuming the frequency response is dominated by a single pole, derive expressions for the midband gain A_{vo} , the unity gain bandwidth product w_u and the slew rate SR of the amplifier. Find numerical values for the midband gain, the unity gain bandwidth product and the slew rate.




- 4. [6] (a) The CMOS gate configuration shown below is commonly used in memory address decoders. Derive:
 - a) Equations and numerical values for V_{OL} , V_{OH} and V_{LT} (where V_{LT} is the logic threshold voltage of the gate) associated with the transfer characteristics of the gate.
 - b) an equation for the delay associated with a low to high transition expressed in terms of the average current I_L from the supply, what is the numerical value of the delay.
 - c) an equation for the delay associated with a high to low transition expressed in terms of the on resistance $R_{\rm ON}$ of the n channel device, what is the numerical value of the delay

Use appropriate approximations.




- [6] (b) Consider the ECL circuit shown below. Let $V_{CC1} = V_{CC2} = 0V$, $V_{EE} = 3.3V$, $R_E = 400\Omega$, $V_{BE(on)} = 0.7V$, $V_{CE(sat)} = 0.1V$, $\beta_F = 70$, and $V_R = -1.5V$.
 - a) Calculate the values of resistors $R_{\rm B}$ and $R_{\rm C}$ such that $V_{\rm OH}$ =-1V and $V_{\rm OL}$ =-2V at $V_{\rm out}$
 - b) Find the static power consumption for: (i) $V_{in}=V_{OL}$ and (ii) $V_{in}=V_{OH}$.
 - c) How many isolation regions are required to implement the circuit?



[6] (c) Consider the following dynamic CMOS gate. Explain briefly the operation of the gate when Φ=0 (precharge) and when Φ=1 (evaluation). What is the logic function performed by the gate?

al.



The following important properties are attributed to the gate, are they true or false:

irue	Paise	
		The logic function is implemented by the NMOS pull-down network.
		• The number of transistors is substantially lower than in the case of
		static CMOS implementation of the same function: $N + 2$ versus $2N$.
		• It is nonratioed.
		It only consumes dynamic power.
		• Due to the reduced number of transistors per gate and the single-
LJ	L	transistor load per fan-in, the load capacitance for this gate is
		substantially lower than for static CMOS. This results in faster
		switching speeds.

Page 13 of 13