ECE253, Fall 2001, Final Examination, S. Davies and A. Moshovos

There are 5 questions in this exam. A summary of the 68000 instruction set is attached to this document. Plan your time carefully as some questions may require more time than others. Only answers given in the examination booklet will be considered during grading. Good luck!

1) Assembly - Memory Accesses and Simple Operations

(10 Marks) For a 68000-based computer system assume that memory is initialized as follows:

```
org $30000
dc.b $04,$ff
dc.w $abcd
FOO dc.l $0f2e3d4c
dc.b $00,$01,$f0,$al
```

Show the values of the registers listed on the rightmost column for each of the following instructions. Assume that all instructions execute in the order shown and that initially all registers are zero.

	INSTR	UCTION	SHOW THIS REGISTER
1.	move.1	#\$30000, a0	a0
2.	move.b	\$30000, di	d1
3.	lsr.b	#1,d1	d1
4.	move.b	3(a0), d2	d2
5.	move.w	(a0,d1), d3	d3
6.	move.l	F00, d4	d4
7.	move.l	#F00, a0	a0
8.	move.l	(a0)+, d1	d1
9.	move.w	(a0)+, d2	d2
10.	move.b	(a0), d1	dl

(15 Marks) The following code shows two routines CALLER and CALLER. The CALLER routine is calling the CALLEE. The code is missing the instructions to save and restore registers. Assume that the calling convention is as follows: register d0 is used for the return value if any, registers d1 through d3 and a0 through a3 are callee-saved and the rest are caller saved. Insert all necessary instructions around the call and in the CALLEE procedure to preserve all necessary register values. Write the four pieces of code on your exam notebook, labeling them as requested. For full marks, save only the registers that are necessary.

```
CALLER:
      movem.l
                   d2/a2-a3, -(a7)
      move.1
                   4(a7), a2
                   8(a7), a3
      move.l
      move.1
                   12(a7),d6
      adda.1
                   (a2),a3
      move.l
                   (a3), d2
                  d2,d6
      add.1
                   #2,d6
      1r1.1
      FILL IN SAVE/RESTORE CODE. LABEL THIS CODE AS "CALLER: BEFORE
      CALL".
      move.1
                   -(a7), a2
      move.1
                   - (a7),a3
      bsr
                   CALLEE
      add.l
                   #8, a7
      FILL IN SAVE/RESTORE CODE. LABEL THIS CODE AS "CALLER: AFTER
      CALL".
      add.1
                   d0,d6
      or.l
                   d2,d6
                   (a2),d2
      move.l
      add.l
                   d2,d6
      move.l
                  d6, d0
                   (a7)+, d2/a2-a3
      movem.l
      rts
CALLEE:
      FILL IN SAVE/RESTORE CODE. LABEL THIS CODE AS "CALLEE: PROLOGUE".
                   4(a7), d2
      move.1
      move.1
                   8(a7), d6
      add.l
                   d2,d3
      move.1
                   $40000, a2
      move.1
                   $50000, a6
      add.l
                   (a2,d2),a2
      add.l
                   (a2,d6),d6
      clr.1
                   d0
loop: add.b
                   (a6)+, d0
      dbf
                   d6, loop
      FILL IN SAVE/RESTORE CODE. LABEL THIS CODE AS "CALLEE: EPILOGUE".
```


3) Logic Design / Adders and Multimedia Instructions

(20 Marks) The 68k instruction set was extended to include multimedia oriented instructions. These instructions operate on the existing 32-bit registers treating them as a collection of four individual bytes. For example, the "add4b d0,d1" instruction adds the contents of registers d0 and d1 treating this as four independent adds as follows:

	Byte 3	Byte 2	Byte 1	Byte 0
D0	\$0f	\$01	\$02	\$ff
	+	+	+	+
DI	\$01	\$02	\$05	\$01
	=	=	=	= =
Result in D1	\$10	\$03	\$07	\$00

Notice that all four additions are done independently and do not affect each other. For example, while the addition of the bytes labeled "byte 0" overflows this does not affect the values next to them. In this question, you will be designing the adder to support both the regular add.) and the new add4b.

a) (10 Marks) Starting from a 32-bit ripple-carry adder convert it so that it supports two modes of operation: 32-bit wide addition or four independent additions, each 8-bits. The four independent additions are performed as shown above. The mode of operation is to be controlled by an input line WIDTH. When WIDTH is zero, the circuit behaves like a 32-bit adder, otherwise it behaves as four independent 8-bit adders as required to implement the operation described above. You may use muxes but no other gates. In your examination booklet draw the circuit using the following symbols:




b) (10 marks) In some cases it is convenient to have an adder that implements saturating arithmetic. Such an adder saturates to the maximum possible unsigned integer if the result would overflow. A conventional adder simply wraps around 0 as we explained in class. For example, assuming 8-bit addition adding \$fe and \$03 would produce \$01 with a conventional adder and \$ff with a saturating one. Starting from a 32-bit ripple-carry adder and using MUXES, implement a 32-bit saturating adder. Assume that the adder will be always used to do unsigned 32-bit integer arithmetic.

(25 Marks) ASPIC Corporation has developed a new 8 bit processor with a 16 bit address bus (A0 through A15) that mimics the 68000's vectored interrupt capability. Just as for the 68000, an interrupt is requested by asserting the INTR line (active high in this case). A short time later the processor will then assert the IACK line (also active high). When the IACK line is high, the interrupting device should place the 8 bit interrupt vector number on the data bus and maintain that output until IACK is de-asserted. Otherwise its outputs should not load the data bus (i.e., they should be high-Z). The interrupting device should deassert INTR within one clock cycle of receiving the IACK.

ASPIC's processor provides a synchronous bus interface with 8 data lines (D0 through D7). To write to a location in memory, it first drives the address lines with a bit pattern matching the desired location and also places on the data lines the desired 8-bit value. After a 100ns delay it then sets the WR line high indicating that the address and data bus values are valid and may be loaded into the memory byte. The address and data bus values are maintained until WR is de-asserted 50ns later. There is a separate RD line that is asserted on reads but we do not need this for this task.

a) (10 marks) Using an 8 bit D-latch, AND and NOT gates provide a memory mapped register to store the interrupt vector in the I/O interface. The latch is equivalent to eight D flip flops, each tied to the same clock input with the output of each D F/F driving a tri-state buffer and all the tri-state buffers tied to the same output enable line. The latch should be loaded when a write is done to location \$7FFF. The latch outputs will be driven by a signal VECCTL to be created in part (b). Connect both latch inputs and outputs so as to provide the ability to write the vector and have it accessed during the IACK cycle. Your circuit should use address lines A0-A15, data bus lines D0-D7, WR and VECCTL as input and/or output as appropriate.



b) (15 marks) Formally develop a synchronous state machine to control the circuit in part (a). The state machine is responsible for driving the INTR line once an external signal DEVINT, indicating the external peripheral wants action, has been active. The DEVINT signal will eventually de-activate. It should respond to IACK as described above, generating the appropriate pattern of signals INTR and VECCTL. Your development should include a state diagram and a state table. Explain what each state is meant to do. Implement the state machine using D flip flops and optimized combinational logic. Your finite state machine should generate one interrupt request for each time DEVINT transitions from 0 (inactive) to I (active).

(30 marks) An engineering team has developed a transmitter that encodes data (Hamming code) so that single bit errors due to line noise may be corrected. The transmitter circuit accepts 4 bits in parallel as input, generates three parity bits (p1, p2, p3) and transmits the resulting 7 bits serially. The parity bits are generated as follows:

$$p1=b0+b1+b2$$

$$p2=b1+b2+b3$$

$$p3=b0+b1+b3$$

where d0-d3 are the 4 input data bits and the addition is modulo 2 (single bit binary addition, i.e., XOR). The circuit outputs bits in the following order: b0, b1, b2, b3, p1, p2, p3. Stop and start bits are not required as both transmitter and receiver have access to the same serial bit clock.

In this question you will write, in parts b and c, an assembly program that decodes the data after they are received. The program reads a byte from a memory location RECVB. The byte contains the received bits in the following order:

7	_6	5	4	3	2	1	0
0	P3	P1	P0	B3	B2	B1	B0

Here capital letters have been used to denote received values that may contain errors. The program places in the lower 4-bits of d0 the corrected received bits (c3,c2,c1,c0), where any single bit errors in the raw received serial input data (B3,B2,B1,B0) have been corrected in (c3,c2,c1,c0). The Hamming decoder program should calculate the parity on reception using the received bits as in:

$$p1' = B0 + B1 + B2$$

$$p2' = B1 + B2 + B3$$

$$p1'=B0+B1+B2$$
 $p2'=B1+B2+B3$ $p3'=B0+B1+B3$

If the reception was without error then p1'=P1, p2'=P2 and p3'=P2 or, equivalently s1=p1'+P1=0, s2=p2'+P2=0 and s3=p3'+P3=0 where the additions are single bit modulo 2 (XOR). However, a single error in a data bit or a parity bit would make one or more of these sums non-zero. By examining s1-s3 (and assuming only one bit can be in error) one can determine which if any of the data bits are erroneous.

a) (5 Marks) Do this examination then reproduce and fill in the following truth table in your examination booklet where a 1 in an output column (Oi) indicates the corresponding data bit is in error. If a combination corresponds to more than one bit error then Oi can be "don't care".

s 3	s2	sl	O 3	02	01	00
0	0	0				
0	0	1				
0	1	0				
0	_					
	0	0_				
1	0	1				
		0				
1		1				

b) (10 Marks) Provide the 68k assembly program that calculates s3, s2, s1 and stores them as the three low order bits of d2. Assume that the received data is in register d1.

c) (15 Marks) Provide a program that takes the output of part b and returns the corrected four data bits in the low four bits of d0. Use the order shown above (b3,b2,b1,b0) for the result in d0. Assume that the original received data is in register d1.

				Condition Codes
		Assembler	Data	
Inermice	ion Description	Syntax	Size	xnzvc
ABCD	Add BCD with extend	Dx, D _Y - (Ax), - (Ay)	B	• 0 • 0 •
CCLA	ADD binary	Dn, < ea > < ea >, Dn	BWL	• • • • •
ADDA	ADD binary to An	< ea >, An	-WL	
ADDI	ADD Immediate	#x,< ea >	BWL	
ADDQ	ADD 3-bit immediate	#,< ea > BWL	•	
ADDX	ADD extended	Dy.Dx	BWL	• • • • •
		- (Ay) , - (Ax)		
AND .	Bit-wise AND	< ea >.Dn Dn,< ea >	BWL	. • • 0 0
ANDI	Bit-wise AND with Immediate	#< data>,< ea >	BWL	- * * 0 0
ASL	Arithmetic Shift Left	#.Dy Dx.Dy	BWL	• • • • •
		< ea >		
ASR	Arithmetic Shift Right		BWL	
Всс	Conditional Branch	Bcc.S < label>	BM -	
0.0110	man a nin and observe	Bcc.W < label>		_
BCHG	Test a Bit and ChanGe	Dn, < ea >	B-L	•
BCLR	Test a Bit and CLEAR	#< data>,< ea >	B-L	•
BSET	Test a Bit and SET	• • •	B-L	
BSR	Branch to SubRoutine	BSR.S < label>	BW-	
BTST	Bit TeST	BSR.W < label>	B-L	• • • •
6131	BIC 1ESI	#< data>,< ea >	B-L	
СНК	CHeck Dn Against Bounds	< ea >, Dn	-W-	. • טטט
CLR	CLEAR	< ea >	BWL	-0100
CMP	CoMPare	< ea >, Dn	BWL	
CMPA	CoMPare Address	< ea >,An	-WL	
CMPI	CoMPare Immediate	#< data>,< ea >	BWL	
CMPM	CoMPare Memory	(Ay) + , (Ax) +	BWL.	
DBCC	Looping Instruction	DBcc Dn,< labe		
DIVS	DIVide Signed	< ea >,Dn	-W-	- • • • 0
DIVU	DIVide Unsigned	< ea_>.Dn	- W -	- • • • 0
EOR I	Exclusive OR	Dn. < ea >		- • • 0 0
EXG	Exclusive OR Immediate Exchange any two registers	#< data>,< ea >	BWL L	- • • 0 0
EXT	Sign EXTend	Rox, Ry Dn	-MT	
ILLEGAL	ILLEGAL-Instruction Exception		- 112	
JMP	Jump to Affective Address	< ea >		
JSR	Jump to SubRoutine	< ea >		
LEA	Load Effective Address	< ea >,An	L	
LINK	Allocate Stack Frame	An,#< dis	placement:	
LSL	Logical Shift Left	Dx.Dy	BWL	· · · c ·
		#,Dy < ea. >		
LSR	Logical Shift Right		881.	• • • 0 •
MOVE	Between Effective Addresses	< ca >,< ea >	BWL	- • · c o
MOVE	TO CCR	< ea >,CCR	- W -	IIIII
MOVE	To SR	< ea >,SR	- W •	; ; ; ; ; ;
MOVE	From SR	SR, < ea >		
MOVE	USP to/from Address Register	An, USP	L	
MCVEA	MOVE Address	< ea >, An	- M.T.	
MOVEM	MOVE Multiple	,< ea >	-Wi	
MOVEP	MOVE Peripheral	< ea >, Dn,x(An)	-WL	
MOVES	MOVE & N. January	x (An) , Dn		
MOVEQ		128.+127>,Dn	<u>L</u>	- • • 0 0 - • • 0 0
MULS MULU	MULtiply Signed MULtiply Unsigned	< ea >,Dn < ea >,Dn	-W-	- • • 0 0
	ougratice	· /, Di.	- ••	3 0

NBCD	Negate BCD	< ea >	B	• ប • ប •
NEG	NEGate	< ea >	BWL	
NEGX	NEGate with eXtend	< ea >	BWL	
NOP	No OPeration	NOP		
TCH	Form one's complement	< ea >	BWL	- • • 0 0
OR	Bit-wise OR	< ea >,Dn	BWL	- • • 0 0
		Dn.< ea >		
ORI	Bit-wise OR with Immediate	#< data>, < ea >	BWL	- • • 0 C
PEA	Push Effective Address	< ea >	L	
RESET	RESET all external devices	RESET		
ROL	ROTate Left	#, Dy BWL	. •	* 0 *
		Dx, Dy		
		< ea >		
ROR	ROtate Right		BWL	
ROXL	ROtate Left with eXtend		BWL	• • • 0 •
ROXR	ROtate Right with eXtend		BWL	• • • 0 •
RTE	ReTurn from Exception	RTE		IIIII
RTR	ReTurn and Restore	RTR		IIIII
RTS	ReTurn from Subroutine	RTS		- · · · -
SBCD	Subtract BCD with eXtend	Dx, Dy	B	• ប • ប •
		- (Ax) , - (Ay)		
Scc	Set to -1 if True, 0 if False	< ea >	B	
STOP	Enable & wait for interrupts	#< data>		IIIII
SUB	SUBtract binary	Dn, < ea >	BWL	
	·	< ea >,Dn		
SUBA	SUBtract binary from An	< ea >,An	-WL	
SUBI	SUBtract immediate	#x,< ea >	BWL	
SUBQ	SUBtract 3-bit immediate	#< data>,< ea >	BWL	
SUBX	SUBtract eXtended	Dy, Dx	∃WL	
		- (Ay) , - (Ax)		
SWAP	SWAP words of Dn	Dn	- W -	- • • 0 0
TAS	Test & Set MSB & Set N/2-bits	< ea >	B	- • • 0 0
TRAP	Execute TRAP Exception	#< vector>		
TRAPV	TRAPV Exception if V-bit Set	TRAPV		
TST	TeST for negative or zero	< ea>→	BWL	- • • 0 0
UNLK	Deallocate Stack Frame	An		
Symbol	Meaning			
•	Set according to result of op-	eration		

- Set according to result of operation Not affected
- О Cleared
- Set
- 1 Outcome (state after operation) undefined Set by immediate data
- I

- < ea > Effective Address Operand
 < data> Immediate data
 < label> Assembler label
 < vector> TRAP instruction Exception vector (0-15)
 < rg.lst> MOVEM instruction register specification list
- < displ.> LINK instruction negative displacement
- Same as previous instruction

Syntax Addressing Modes Data Register Direct Dπ Address Register Direct An (An) Address Register Indirect Address Register Indirect with Post-Increment Address Register Indirect with Pre-Decrement (An) + - (An) Address Register Indirect with Displacement Address Register Indirect with Index w (An) b(Ar., Rx) Absolute Short 1 Absolute Long w(PC) Program Counter with Displacement b (PC Rx) Program Counter with Index #x Immediate SR Status Register CCR Condition Code Register

Legend

(n is 0-7) Dn Data Register Address Register (n is 0-7) Αл 08-bic constant ь 16-bit constant 32-bit constant 1 8-, 16-, 32-bit constant Index Register Specification, one of: Rх Dn.W Low 16 bits of Data Register
Dn.L All 32 bits of Data Register An.W Low 16 bits of Address Register An.L All 32 bits of Address Register

Condition Codes for Boc, DBcc and Scc Instructions.

Condition Codes set after CMP D0,D1 Instruction.

Relationship	Unsigned	Signed		
	• • • • • • • • • • • • • • • • • • • •	••••		
D1 < D0 D1 <= D0 D1 = D0 D1 != D0 D1 > D0	CS - Carry Bit Set LS - Lower or Same EQ - Equal (2-bit Set) NE - Not Equal (2-bit Clear) HI - HIgher than	LT - Less Than LE - Less than or Equal EQ - Equal (Z-bit Set) NE - Not Equal (Z-bit Clear) GT - Greater Than		
D1 >= D0	CC - Carry Bit Clear PL - PLus (N-bit Clear) VC - V-bit Clear (No Overflow) RA - BRanch Always	GE - Greater than or Equal MI - Minus (N-bit Set) VS - V-bit Set (Overflow)		
DBcc Only -	F - Never Terminate (DBRA is a T - Always Terminate	n alternate to DBF)		
See Only -	SF - Never Set ST - Always Set			