Skip to content
View ranaumarnadeem's full-sized avatar

Block or report ranaumarnadeem

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
ranaumarnadeem/README.md

I’m an Electrical Engineering student with a deep enthusiasm for embedded systems and hardware design. My focus areas include RTL design, IC testability, and FPGA development. Currently, I’m honing my skills as a research assistant at the System on Chip Lab, where I work on advancing IC testability.

I’m passionate about solving complex engineering problems and am always excited to dive into new projects and collaborate with others. From crafting Verilog code to exploring the latest in FPGA technology, I love pushing the boundaries of digital design.

In addition to my technical work, I share detailed articles on digital design topics on Medium and Substack(links given below).

Feel free to connect with me if you’re interested in discussing hardware design, HDL coding, or just want to share ideas about the future of technology!

Medium: @ranaumarnadeem

Substack: https://ranaumarnadeem.substack.com/publish/posts

Popular repositories Loading

  1. HDL HDL Public

    Verilog

  2. ranaumarnadeem ranaumarnadeem Public

    Config files for my GitHub profile.

  3. Processer Processer Public