Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

fix: typos #1872

Merged
merged 6 commits into from
May 23, 2024
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion website/api/zkvm/optimization.md
Original file line number Diff line number Diff line change
Expand Up @@ -168,7 +168,7 @@ it can acted on (e.g. used as input to an `add`). It must also be written back
to memory to store the result. Memory loads and stores (i.e. reads and writes)
usually take one cycle.

Memory access, both load and store takes exactly one cycle, expect in the case
Memory access, both load and store takes exactly one cycle, except in the case
of page-in and page-out operations ([discussed below](#paging)).

Note that relative to a physical CPU, this is extremely fast (in terms of
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -168,7 +168,7 @@ it can acted on (e.g. used as input to an `add`). It must also be written back
to memory to store the result. Memory loads and stores (i.e. reads and writes)
usually take one cycle.

Memory access, both load and store takes exactly one cycle, expect in the case
Memory access, both load and store takes exactly one cycle, except in the case
of page-in and page-out operations ([discussed below](#paging)).

Note that relative to a physical CPU, this is extremely fast (in terms of
Expand Down
Original file line number Diff line number Diff line change
Expand Up @@ -168,7 +168,7 @@ it can acted on (e.g. used as input to an `add`). It must also be written back
to memory to store the result. Memory loads and stores (i.e. reads and writes)
usually take one cycle.

Memory access, both load and store takes exactly one cycle, expect in the case
Memory access, both load and store takes exactly one cycle, except in the case
of page-in and page-out operations ([discussed below](#paging)).

Note that relative to a physical CPU, this is extremely fast (in terms of
Expand Down
2 changes: 1 addition & 1 deletion website/docs/proof-system/stark-by-hand.md
Original file line number Diff line number Diff line change
Expand Up @@ -45,7 +45,7 @@ Each rule check is written as the polynomial over the data columns, for example
In our example $a$, $b$, and $c$ may be terms in the data columns enforcing the Fibonacci sequence rule, that $F(i) + F(i+1) = F(i + 2)$.

Each rule is combined with a selector from the control columns to decide when to apply the rules.
For example, we should check that the output of one step is equal to the input to the next, expect when we consider the first row where there is no prior step and instead it must be equal to the user input.
For example, we should check that the output of one step is equal to the input to the next, except when we consider the first row where there is no prior step and instead it must be equal to the user input.
This combination is via multiplication e.g. $(s)(a + b - c)$ ensures that _either_ $a + b = c$ or $s = 0$.

Each rule checking column can be expressed as a multi-input, single-output polynomial, where the inputs are some combination of entries in the trace; we call these `rule-checking polynomials`.
Expand Down
Loading