Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Update README.md to link Risc-V specification! #280

Merged
merged 3 commits into from
Nov 29, 2022
Merged

Update README.md to link Risc-V specification! #280

Changes from 1 commit
Commits
Show all changes
3 commits
Select commit Hold shift + click to select a range
ed39889
Update README.md
joey-02 Oct 29, 2022
f349802
Update README.md
joey-02 Oct 31, 2022
39a4107
Merge branch 'main' into main
flaub Nov 29, 2022
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Jump to
Jump to file
Failed to load files.
Diff view
Diff view
2 changes: 1 addition & 1 deletion README.md
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -23,7 +23,7 @@ the case of RISC Zero, the prover can show they correctly executed some code
code, not any of its inputs or any state during execution.

The code runs in a special virtual machine, called a *ZKVM*. The RISC Zero
ZKVM emulates a small RISC-V computer, allowing it to run arbitrary code in any
ZKVM emulates a small [RISC-V computer](https://github.com/riscv), allowing it to run arbitrary code in any
joey-02 marked this conversation as resolved.
Show resolved Hide resolved
language, so long as a compiler toolchain exists that targets RISC-V.
Currently, SDK support exists for Rust, C, and C++.

Expand Down