Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Force ICache to generated named memories #199

Merged
merged 1 commit into from Feb 22, 2019
Merged

Conversation

jerryz123
Copy link
Contributor

No description provided.

@@ -287,11 +287,12 @@ class ICacheModule(outer: ICache) extends ICacheBaseModule(outer)
else (nSets * refillCycles)
val dataArraysB0 = Seq.fill(nWays) { SyncReadMem(ramDepth, UInt(dECC.width(wordBits/nBanks).W)) }
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Currently, it looks like the if determines whether to use the dataArraysB* or the dataArrays. To me it makes more sense that these SyncReadMem's are within the if statement blocks. Have you tried doing something like...

val dataArrays = Seq.tabulate(nWays) { SyncReadMem(nSets * refillCycles, UInt(dECC.width(wordBits).W)).suggestName("dataArrayWay" + _.toString) }

@abejgonzalez abejgonzalez merged commit 0fd4146 into master Feb 22, 2019
@jerryz123 jerryz123 deleted the named_ic_mem branch February 23, 2019 09:18
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

None yet

2 participants