Skip to content
This repository has been archived by the owner on May 7, 2024. It is now read-only.

Commit

Permalink
Revert "Clean up mode iterator in riscv.md"
Browse files Browse the repository at this point in the history
GCC no longer builds for with this patch.  pic.md uses SUBX.

This reverts commit dd5108c.
  • Loading branch information
palmer-dabbelt committed Mar 30, 2017
1 parent dd5108c commit ec83c29
Showing 1 changed file with 8 additions and 2 deletions.
10 changes: 8 additions & 2 deletions gcc/config/riscv/riscv.md
Original file line number Diff line number Diff line change
Expand Up @@ -244,6 +244,9 @@
;; QImode values so we can force zero-extension.
(define_mode_iterator BR [(QI "TARGET_64BIT") SI (DI "TARGET_64BIT")])

;; 32-bit moves for which we provide move patterns.
(define_mode_iterator MOVE32 [SI])

;; 64-bit modes for which we provide move patterns.
(define_mode_iterator MOVE64 [DI DF])

Expand All @@ -256,6 +259,9 @@
;; Iterator for QImode extension patterns.
(define_mode_iterator SUPERQI [HI SI (DI "TARGET_64BIT")])

;; Iterator for hardware integer modes narrower than XLEN.
(define_mode_iterator SUBX [QI HI (SI "TARGET_64BIT")])

;; Iterator for hardware-supported integer modes.
(define_mode_iterator ANYI [QI HI SI (DI "TARGET_64BIT")])

Expand Down Expand Up @@ -1258,8 +1264,8 @@
;; 32-bit Integer moves

(define_expand "mov<mode>"
[(set (match_operand:SI 0 "")
(match_operand:SI 1 ""))]
[(set (match_operand:MOVE32 0 "")
(match_operand:MOVE32 1 ""))]
""
{
if (riscv_legitimize_move (<MODE>mode, operands[0], operands[1]))
Expand Down

0 comments on commit ec83c29

Please sign in to comment.