CISC 530 – Computing System Architecture
Rishabh Agarwal

Harrisburg University of Science and Technology

ASSIGNMENT 1

Problem 1: Subtractor Design

- a. Write Verilog code for a 1-bit full subtractor using logic equations (Difference = A-B-Bin). If you use delays, make sure to simulate for long enough to see the final result.
- b. Write Verilog code for a 4-bit subtractor using the module defined in part (a) as a component. If you use delays, make sure to simulate for long enough to see the final result. Test it for the following input combinations: 1. A = 1001, B = 0011, Bin = 1 2. A = 0011, Bin = 1

1	_hit	ful1	subt	ractor	truth	table:

A	В	Bin	Diff	Bout
o	0	0	0	0
o	0	1	1	1
0	1	0	1	1
o	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

1-Bit Subtractor:


Code:


```
// Tool versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module OneBitSubtractor(
input A,
input B,
input Bin,
output Diff,
output Borrow
   );
assign Diff=A^B^Bin;
assign Borrow=(~A&B)|(~(A^B)&Bin);
endmodule
```

Test:

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 21:53:31 07/20/2019
// Design Name: OneBitSubtractor
// Module Name: /home/ise/Desktop/Assignment3/OneBitSubtractorTest.v
// Project Name: Assignment3
// Target Device:
// Tool versions:
// Description:
// Verilog Test Fixture created by ISE for module: OneBitSubtractor
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module OneBitSubtractorTest;
      // Inputs
      reg A;
      reg B;
      reg Bin;
```

```
// Outputs
  wire Diff;
  wire Borrow;
  // Instantiate the Unit Under Test (UUT)
  OneBitSubtractor uut (
           .A(A),
           .B(B),
           .Bin(Bin),
           .Diff(Diff),
           .Borrow(Borrow)
  );
  initial begin
           // Initialize Inputs
           A = 0;
           B = 0;
           Bin = 0;
           // Wait 100 ns for global reset to finish
           #100;
           A=0;
           B=0;
           Bin=0;
           #100;
           A=0;
           B=0;
           Bin=1;
           #100;
           A=0;
           B=1;
           Bin=0;
           #100;
           A=0;
           B=1;
           Bin=1;
           #100;
           A=1;
           B=0;
           Bin=0;
           #100;
           A=1;
           B=0;
           Bin=1;
#100;
           A=1;
           B=1;
```





4-Bit Subtractor:

Code:

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date:
             22:13:45 07/20/2019
// Design Name:
// Module Name:
             fourSubtractor_4Bit
// Project Name:
// Target Devices:
// Tool versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module fourSubtractor_4Bit(A,B,Bin,Diff,Borrow);
output [3:0] Diff;
output Borrow;
input [3:0]A;
input [3:0]B;
```


```
input Bin;
wire w1,w2,w3;


OneBitSubtractor stage1(A[0], B[0], Bin, Diff[0], w1);
OneBitSubtractor stage2(A[1], B[1], w1, Diff[1], w2);
OneBitSubtractor stage3(A[2], B[2], w2, Diff[2], w3);
OneBitSubtractor stage4(A[3], B[3], w3, Diff[3], Borrow);
endmodule
```

Test:

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 22:39:23 07/20/2019
// Design Name: fourBitSubtractor
// Module Name: /home/ise/Desktop/Assignment3/fourBitSubtractorTest.v
// Project Name: Assignment3
// Target Device:
// Tool versions:
// Description:
// Verilog Test Fixture created by ISE for module: fourBitSubtractor
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module fourBitSubtractorTest;
       // Inputs
       reg [3:0] A;
       reg [3:0] B;
       reg Bin;
       // Outputs
       wire [3:0] Diff;
       wire Borrow;
       // Instantiate the Unit Under Test (UUT)
       fourBitSubtractor uut (
              .A(A),
              .B(B),
```

```
.Bin(Bin),
                 .Diff(Diff),
                 .Borrow(Borrow)
        );
        initial begin
                 // Initialize Inputs
                 A = 0;
                 B = 0;
                 Bin = 0;
                 // Wait 100 ns for global reset to finish
                 #100;
                 A=0;
                 B=1;
                 Bin=1;
                 #100;
                 A=1;
                 B=0;
                 Bin=0;
                 #100;
                 A=1;
                 B=0;
                 Bin=1;
      #100;
                 A=1;
                 B=1;
                 Bin=0;
      #100;
                 A=1;
                 B=1;
                 Bin=1;
                 // Add stimulus here
        end
endmodule
```





Problem 2: ALU Design

Design an Arithmetic and Logic Unit (ALU) that implements 8 functions as described in Table 1. Table 1 also illustrates the encoding of the control input. The 4-bit ALU has the following inputs: · · · A: 4-bit input

· B: 4-bit input

· Cin: 1-bit input

· Output: 4-bit output

· Cout: 1-bit output

· Control: 3-bit control input

Table 1: ALU Instructions Control

Control	Instruction	Operation
000	ADD	Output <= A + B + Cin; Cout contains the carry
001	Sub	Output <= A - B - Cin; Cout contains the borrow
010	Or	Or Output <= A or B
011	AND	And Output <= A and B
100	Shl	Output <= A[2:0] & '0' 101
101	Shr	Output <= '0' & A[3:1]
110	Rol	Output <= A[2:0] & A[3]
111	Ror	Output <= A[0] & A [3:1]

Code:

```
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module aluDesign (A,B,Cin,Output,Cout,Control);
input [3:0] A,B;
input Cin;
output reg [3:0] Output;
output reg Cout;
input [2:0] Control;
always @(A,B,Cin,Control)
begin
case(Control)
0: {Cout,Output}<=A+B+Cin;</pre>
1: {Cout,Output}<=A-B-Cin;
2: {Cout,Output}<={1'b0,A|B};</pre>
3: {Cout,Output}<={1'b0,A&B};</pre>
4: {Cout,Output}<={1'b0,A[2:0],1'b0};
5: {Cout,Output}<={2'b0,A[3:1]};
6: {Cout,Output}<={1'b0,A[2:0],A[3]};
7: {Cout,Output}<={1'b0,A[0],A[3:1]};
endcase
end
endmodule
```

Test:

```
// Verilog Test Fixture created by ISE for module: aluDesign
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module aluDesignTest;
       // Inputs
       reg [3:0] A;
       reg [3:0] B;
       reg Cin;
       reg [2:0] Control;
       // Outputs
       wire [3:0] Output;
       wire Cout;
       // Instantiate the Unit Under Test (UUT)
       aluDesign uut (
               .A(A),
               .B(B),
               .Cin(Cin),
               .Output(Output),
               .Cout(Cout),
               .Control(Control)
       );
       initial begin
               // Initialize Inputs
               A = 0;
               B = 0;
               Cin = 0;
               Control = 0;
               // Wait 100 ns for global reset to finish
               #100;
               A = 4'b1000;
               B = 4'b0001;
               Cin = 1;
               Control = 3'b100;
               #100;
               A = 4'b1111;
               B = 4'b1100;
               Cin = 0;
               Control = 3'b000;
```

```
#100;
                 A = 4'b1001;
                 B = 4'b0110;
                 Cin = 1;
                 Control = 3'b010;
                 #100;
                 A = 4'b1111;
                 B = 4'b1100;
                 Cin = 0;
                 Control = 3'b000;
                 #100;
                 A = 4'b1111;
                 B = 4'b1111;
                 Cin = 1;
                 Control = 3'b111;
                 // Add stimulus here
        end
endmodule
```

