

- R1 : processor register
- MAR : Memory Address Register
- PC : Program counter
- IR : Instruction Register
- SR : Status Register.

→ Conditional transfer $P : R_2 \leftarrow R_1$.






it happens only if $P = 1$.

→ A common Bus System is a scheme for transferring information between registers in a multiple - register configuration.

* Three state bus buffers :


logic - 0, logic - 1, high impedance (Hi-Z).

three states



* Data being read / write is called memory word.
(called M).

Ex... $M[0016]$: the memory contents at address $0x0016$.



* Arithmetic micro-operations :-

Addition : $R_3 \leftarrow R_1 + R_2$

Subtraction : $R_3 \leftarrow R_1 - R_2$

$R_3 \leftarrow R_1 + \overline{R_2} + 1$
2's complement

One's complement : $R_2 \leftarrow \overline{R_2}$

2's " : $R_2 \leftarrow \overline{R_2} + 1$

Increment : $R_2 \leftarrow R_2 + 1$


Decrement : $R_2 \leftarrow R_2 - 1$.

* Arithmetic circuit :-

→ An arithmetic circuit performs seven distinct arithmetic operations and the basic component of it is the parallel adder.


→ Output of a binary adder $D = A + Y + \text{Cin}$

* Logic Micro-operations :-


(1) OR : $\vee, +$  $A \vee B \rightarrow A + B$.


$$\begin{array}{r} \text{→ Ex:-} \\ \begin{array}{r} 100110_2 \\ 1101011_2 \\ \hline 1101111_2 \end{array} \end{array}$$

$\rightarrow P + Q : R_1 \leftarrow R_2 + R_3$



$\rightarrow R_4 \leftarrow R_5 \cdot R_6$




(2) AND : \wedge, \cdot  $A \cdot B \rightarrow A \cdot B$.

$$\begin{array}{r} \text{→ Ex:-} \\ \begin{array}{r} 100110_2 \\ 101011_2 \\ \hline 0000110_2 \end{array} \end{array}$$

(3) NOT : - Complement. $A \rightarrow \bar{A}$

$$\begin{array}{r} \text{→ Ex:-} \\ \begin{array}{r} A \quad 100111010_2 \end{array} \end{array}$$

$$\bar{A} = 0110000101_2$$

(4) XOR : \oplus  $A \oplus B \rightarrow A \oplus B$.

$$\rightarrow \underline{\text{Ex}}: \quad 100110_2 + 1010110_2 \quad \begin{matrix} \text{XOR} \\ \downarrow \end{matrix}$$

Same $\rightarrow 2^{10} = 1024$

$$\begin{array}{r} 100110_2 \\ + 1010110_2 \\ \hline \end{array}$$

$$\text{Ans: } 1110000_2$$

* Other logic micro-operations :-

(1) selective set operation :-

\rightarrow basically OR operation.

$$\begin{array}{r} 0100_2 \\ 1000_2 \\ \hline \end{array}$$

$$\text{Ans: } 1100_2$$

(2) selective complement (toggling) operation :-

\rightarrow basically XOR operation.

XOR

\uparrow
Same $\rightarrow 0$

$$0001_2$$

$$1000_2$$

$$\text{Ans: } 1001_2$$

(3) Insert operation :-

\rightarrow Step 1: mask the desired bits

\rightarrow Step 2: OR them with the desired value.

$\rightarrow \underline{\text{Ex}}: R1 = 0110\ 1010$ and we want to replace the left most 4 bits with 1001.

∴ step 1 = $\begin{array}{r} 0110 \\ \wedge \quad 0000 \\ \hline 0000 \end{array} \quad \begin{array}{r} 1010 \\ \wedge \quad 1111 \\ \hline 1010 \end{array}$

Step 2 : $\begin{array}{r} 0000 \quad 1010 \\ \vee \quad 1001 \quad 0000 \\ \hline 1001 \quad 1010 \end{array}$
 $R_1 \rightarrow$

(4) NAND : $A, B \Rightarrow D = \overline{A \cdot B}$

→ Ex : $\begin{array}{r} 100110 \\ \wedge \quad 101011 \\ \hline 100010 \end{array}$

NOT 0111001 ← Ans.

(5) NOR : $A, B \Rightarrow D = \overline{A + B}$

→ Ex : $\begin{array}{r} 100110 \\ 101011 \\ \hline 111011 \end{array}$

NOT 0001001₂ ← Ans.

(6) Set (Present) operation :

→ Force all bits into 1 by ORing them with a value in which all it's bits are being assigned to logic - 1.

→ Ex : $100110_2 \vee 111111_2 = 111111_2$

(7) Clear (Reset) operation :

→ Force all bits into 0's by ANDing them with a value in which all bits are being assigned to logic - 0.

$$\rightarrow \text{Ex: } \begin{array}{r} 100110_2 \\ \times 000000_2 \\ \hline 000000_2 \end{array}$$

~~* Shift micro-operations~~

(8) Selective clear operation :

$$\rightarrow \text{Ex: } \begin{array}{r} A : 1010 \\ = B : 1100 \\ \hline 0010 \end{array} \quad A \leftarrow A \cdot \bar{B}$$

put 0 in. A's bit where there are corresponding 1's in B.

(9) Mask operation :

AND

$$\rightarrow \text{Ex: } \begin{array}{r} 1010 \\ = 1100 \\ \hline 1000 \end{array} \quad A \leftarrow A \wedge B$$

(10) Clear operation : $A \leftarrow A \oplus B$

$$\rightarrow \text{Ex: } \begin{array}{r} A : 1100 \\ = B : 1010 \\ \hline 0110 \end{array} \quad \text{XOR}$$

* Shift Operations :-


→ Used for serial transfer of data.

1) Logical

* Logical shift left :-

→ one position moves each bit to the left one by one.


→ The empty ~~MSB~~ LSB is filled with zero and the MSB (most significant bit) is rejected.



* Logical shift right :-

→ one position moves each bit to the right one by one.


→ The empty MSB is filled with zero and the LSB is rejected.



2) Arithmetic


* Left arithmetic shift :-

- one position moves each bit to the left one by one.
- The empty LSB is filled with zero and MSB is rejected.




* Right arithmetic shift :-

- one position moves each bit to the right one by one and LSB is ~~filled~~ rejected and MSB is filled with the value of the previous MSB.




3) Circular

* Left circular shift :-



* Right circular shift :-



* Arithmetic Logic Shift Unit :-

- It is a member of ALU.
- It's a digital circuit that performs logical, arithmetic and shift operations.
- Rather than having individual registers calculating the micro operations directly, the computer deploys a number of storage registers which is connected to a common

operational unit known as an arithmetic logic unit (ALU).

