Two mips instruction simulators, one implementing the MIPS R10000 CPU and the other more basic to create the more basic data structures. The basic simulator includes a tournament style branch predictor, multi level cache, write back buffer, miss status holding registers, variable cache replacement policies, anda next line prefetcher. The MIPS R10000 builds on the basic simulator and adds a reservation station, reorder buffer, load/store queue, map table and architectural map table.
-
Notifications
You must be signed in to change notification settings - Fork 0
ryanpasculano/mips_simulator
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
Two MIPS cycle-accurate simulators implemented in C++.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published