


# CODE GENERATION

Date 12-2-2024

- Final phase of compiler is the code generator.
- Takes Intermediate code as an input & generate semantically equivalent target program.
- Compilers that need to generate efficient target programs, include an optimization phase before code generation.
- An optimizer optimizes the intermediate code, from which more efficient code can be generated.



## Tasks of a code generator:

- Instruction Selection
- register allocation and assignment
- instruction ordering
- Instruction selection involves choosing appropriate target-machine instructions to implement the intermediate code statements.
- Register allocation & assignment involves deciding what values to keep in which registers.
- Instruction ordering involves deciding in what order to schedule the execution of instructions.
- Code generator partitions instruction ~~the~~ intermediate code into "basic blocks", which consist of sequences of instructions that are always executed together.

## Input to Code Generator:

- Intermediate representation of the source program
- Choices of intermediate code representation includes three address code (quadruples, triples) in direct triples, virtual machine representations

(bytecodes or stack-machine code), linear representation (postfix notation) or graphical representations (syntax trees or DAG's).

1. **Instruction Selection:** Code generator must map the intermediate code into a code sequence that can be executed by targeted machine. These are the factors for this mapping.
  - level of intermediate code (high level or low level) <sup>need more code</sup>
  - nature of instruction set architecture (data type support) <sup>more efficient code can be generated</sup>
  - desired quality of generated code (speed or size)

## 2. Register Allocation:

- Registers are the fastest computational unit on the target machine (but registers are few)
- Register allocation is what values to hold in which register.

- The use of registers is

Register allocation: choosing set of variables that will reside in registers at each point of time.

Register assignment: during which we select one register that a variable will reside in.

Mathematically, assignment is NP-complete problem

## 3. Evaluation Order:

- Order in which the instructions are executed can affect the efficiency of target code.
- Picking a best order is a difficult NP-complete problem since some instructions require fewer registers than others.

## Simple Target Machine:

Load: LD dst, addr

Store: ST <sup>(location)</sup> src, register

Computation: OP dst, src<sub>1</sub>, src<sub>2</sub> <sup>locations</sup>

OP → ADD, SUB, MUL, DIV

Unconditional jumps: BR L

Branch instruction to label

Conditional jumps: Bcond src<sub>1</sub>, L

condition checking with register r<sub>1</sub>

e.g. BLTZ r<sub>1</sub>, L



## Program & Instructions Cost:

- Determining the actual cost of compiling & running a program is a complex problem.
- NP-hard (many of the subproblems associated with it).
- For simplicity, cost of one instruction to be one plus the costs associated with addressing mode of operands.

cost of an instruction = 1 + cost of operands.

cost of register operand = 0

cost of involving memory & constants = 1

cost of a program = Sum of instruction costs.

Examples:

$LD\ R0, R1$  { 1 + 0 = 1; since register to register }  
1  
no add. cost

$LD\ R0, M$  { 1 + 1 = 2; since loading from memory }  
1 1

$LD\ R1, *100(R2)$  { 1 + 1 + 1 = 3, contents(contents(100 +  
1 1 1 constant(R2)))

## Basic Blocks AND Flow Graph.

- A graph representation of intermediate code.
- Partition the intermediate code into basic blocks which are the maximal sequences of three address instructions (consecutive).
- Basic blocks becomes nodes of the flow graph.
- Edges indicate which block will follow which other block.
- How to partition intermediate code into basic blocks?

① Determine leader instructions in ~~basic~~ the intermediate code. leader is the first instruction in any basic block.

Rules for finding a leader.

- (i) First three-address code instruction is a leader.
- (ii) Any <sup>instruction</sup> ~~condition~~ that is the target of a conditional or an unconditional jump is a leader.
- (iii) Any instruction that ~~is the target of a~~ condition immediately follows a conditional or unconditional jump is a leader.

Example: Intermediate code:

1) $i = 1$	leader by rule (i)
2) $j = 1$	leader by rule (ii)
3) $t1 = 10 * i$	leader by rule (ii)
4) $t2 = t1 + j$	
5) $t3 = 8 * t2$	
6) $t4 = t3 - 88$	
7) $a[t4] = 0.0$	
8) $j = j + 1$	
9) if $j \leq 10$ goto (3)	
10) $i = i + 1$	leader by rule (iii)
11) if $i \leq 10$ goto (2)	
12) $i = 1$	leader by rule (iii)
13) $t5 = i - 1$	leader by rule (ii)
14) $t6 = 88 * t5$	
15) $a[t6] = 1.0$	
16) $i = i + 1$	
17) if $i \leq 10$ goto (13)	


Instruction 1, 2, 3, 10, 12, 13 are leaders.  
A basic block will contain its leader to all instructions till next leader.



## Flow graphs:

- Once an intermediate code is partitioned into basic blocks, we represent the flow of control between them by a flow graph.


- An edge going from block B to Block C.



① There is a conditional/unconditional jump from Block B (end) to block C (start)

② C immediately follows B in the original order

- B is a predecessor of C or C is successor of B.



## Exercise 8.4.1.

```

Code: 1. for (i = 0; i < n; i++)
      2.   for (j = 0; j < n; j++)
      3.     c[i][j] = 0.0;
      4.   for (i = 0; i < n; i++)
      5.     for (j = 0; j < n; j++)
      6.       for (k = 0; k < n; k++)
      7.         c[i][j] = c[i][j] + a[i][k] * b[k][j];

```

A matrix multiplication algorithm

Three address code.  $n = 4$ 

1)  $i = 1$   
 2)  $j = 1$   $\rightarrow$   $p0 = n * 8 \quad 32$   
            $t0 = p0 + 8 \quad 40$   
 3)  $t1 = n * i$   
 4)  $t2 = t1 + j$  line 1, 2, 3  
 5)  $t3 = 8 * t2$   
 6)  $t4 = t3 - 88 \quad t0$   
 7)  $c[t4] = 0.0$   
 8)  $j = j + 1$   
 9) if  $j \leq n$  goto (3)  
 10)  $i = i + 1$   
 11) if  $i \leq n$  goto (2)  
 12)  $i = 1$   
 13)  $j = 1$   
 14)  $k = 1$   
 15)  $t1 = n * i \quad 4$   
 16)  $t2 = t1 + j \quad 5$   
 17)  $t3 = 8 * t2 \quad 40$   
 18)  $t4 = t3 - t0 \quad 0$   
 19)  $t5 = k - 1 \quad 01$   
 20)  $t8 = p0 * t5 \quad 032$   
 21)  $t6 = t8 + t4 \quad 032$   
 22)  $t7 = a[t4] * b[t6]$

23)  $c[t4] = c[t4] + t7$   
 24)  $k = k + 1$   
 25) if  $k \leq n$  goto (19)  
 26)  $j = j + 1$   
 27) if  $j \leq n$  goto (15)  
 28)  $i = i + 1$   
 29) if  $i \leq n$  goto (13)

line 4, 5, 6, 7

0-7	8-15	16-23	24-31
32-39			



## Register Allocation & Assignment

- Deciding what values to keep in which registers.
- For each three instr address instruction, we'll keep track of what values to keep in what registers.
- An algorithm for a single basic block that will perform above task & avoids unnecessary loads & stores.

### Principal uses of Registers:

1. In most architectures, almost operands should be in registers to perform operations.
  2. Registers make good temporaries, for subresult of longer expressions or to hold a variable used only within a single block.
  3. To hold global values, generated in one block & used in other blocks.
  4. Help with runtime storage management.
- For each instruction, there is only one machine instruction
    - LD reg, mem
    - ST mem, reg.
    - OP reg, reg, reg.

### Register & Address Descriptors:

- We need a data structure, that tells us what program variables have their values in in a register & which registers are then.
- The desired data structure have two descriptors
  1. Register descriptor: For each register, it keeps track of the variable name whose current value is in that register.

Initially, all register descriptors are empty. As as generation proceed, each descriptor will hold

the value of zero or more names.

2. Address descriptor: For each variable in program, it keep track of location or locations <sup>where</sup> the current value of that variable.

### Code Generation.

- get Reg(I) : selects registers for each memory location associated with three address instruction 'I'.
- It has access to the register in address descriptors for all variables of basic block.
- For copy instruction  $\Rightarrow x = y$ , get Reg(I) function will always choose the same register.
- For operations instruction  $\Rightarrow x = y + z$ , get Reg(I) will select its registers in code will be  
Add  $R_x, R_y, R_z$ , the value of  $y$  must be in  $R_y$  in same for  $z$ .
- When the basic block is ending, the variables which may be temporary in for that block only, we can free registers for them.
- ~~But~~ But what if variable is to be used anywhere e.g. in other block, then we have to store the register value in the memory location.

### Managing Register & Address Descriptors:

- ① For LD  $R, x$ .
  - Update Register descriptor for  $R$  to hold  $x$ .
  - Update Address descriptor for  $x$  add register  $R$  as an additional location.
- ② For ST  $x, R$ .
  - Update address descriptor for  $x$  to include its own memory location.
- ③ For an operation e.g. ADD  $R_x, R_y, R_z$ .  $x = y + z$ 
  - Update reg. desc. for  $R_x$  to hold  $x$ .



- Update addr. desc. for  $x$  so that its only location is  $R_x$ . (Note that the memory location for  $x$  is not now in the address descriptor for  $x$ )
- ~~Update~~ Remove  $R_x$  from address descriptors of any variable other than  $x$ .

(10) For copy statement e.g.  $x = y$ , after generating load for  $y$  into reg.  $R_y$ , if needed,  $y$  after managing descriptors as for all load statements.

- add  $x$  to the reg. desc. for  $R_y$ .
- update addr. desc. for  $x$  so that its only location is  $R_y$ .

Example:

Time	Address	Register Descriptors			Address Descriptors						
		$R_1$	$R_2$	$R_3$	$a$	$b$	$c$	$d$	$t$	$u$	$v$
0	LD $R_1, a$	$a$			$a_{R_1}$	$b$	$c$	$d$			
1	LD $R_2, b$	$a$	$b$		$a_{R_1}$	$b_{R_2}$					
2	SUB $R_2, R_1, R_2$	$a$	$t$		$a_{R_1}$	$b$			$R_2$		
3	LD $R_3, c$	$a$	$t$	$c$	$a_{R_1}$	$b$	$c_{R_3}$		$R_2$		
4	SUB $R_1, R_1, R_3$	$u$	$t$	$c$	$a$	$b$	$c_{R_3}$		$R_2$	$R_1$	
5	ADD $R_3, R_2, R_1$	$u$	$t$	$v$	$a$	$b$	$c$		$R_2$	$R_1$	$R_3$
6	LD $R_2, d$	$u$	$a, d$	$v$	$R_2$	$b$	$c$	$d_{R_2}$		$R_1$	$R_3$
7	ADD $R_1, R_3, R_2$	$d$	$a$	$v$	$R_2$	$b$	$c$	$R_1$		$R_1$	$R_3$
8	ST $a, R_2$				$R_2$ $a$	$b$	$c$	$R_1$		$R_1$	$R_3$
9	ST $d, R_1$				$R_2$ $a$	$b$	$c$	$R_1$ $d$		$R_1$	$R_3$

Exercise:  $x = a + b * C$

Three address code

$$t = b * C$$

$$x = a + t$$

Assembly code

$$t = b * C$$

LD R1, b

LD R2, c

MUL R2, R1, R2

$$x = a + t$$

LD R3, a

ADD R3, R3, R2

Code	R1	R2	R3	x	a	b	c	t
<del>LD R1, b</del>					a	b	c	
LD R1, b	b				a	<sup>b</sup> R1	c	
LD R2, c	b	c			a	<sup>b</sup> R1	<sup>c</sup> R2	
MUL R2, R1, R2	b	t			a	<sup>b</sup> R1	<sup>c</sup> R2	
LD R3, a	b	t	a		<sup>a</sup> R3	<sup>b</sup> R1	<sup>c</sup> R2	<sup>R2</sup>
ADD R3, R3, R2	b	t	x	<sup>R3</sup>	a	<sup>b</sup> R1	<sup>c</sup> R2	<sup>R2</sup>

(2)  $x = a / (b + c) - d * (e + f)$

Three address code:

$$t = b + c$$

$$r = a / t$$

$$s = e + f$$

$$u = d * s$$

$$x = r - u$$

Assembly Code:



Code	Reg Desc			Addr. Desc											
	R <sub>1</sub>	R <sub>2</sub>	R <sub>3</sub>	a	b	c	d	e	f	r	s	t	u	v	
LD R <sub>1</sub> , b	b			a	b	c	d	e	f						
LD R <sub>2</sub> , c	b	c		a	<sup>b</sup> R <sub>1</sub>	c	d	e	f						
ADD R <sub>2</sub> , R <sub>1</sub> , R <sub>2</sub>	b	t		a	<sup>b</sup> R <sub>1</sub>	<sup>c</sup> R <sub>2</sub>	d	e	f						
LD R <sub>3</sub> , a	b	t	a	<sup>a</sup> R <sub>3</sub>	<sup>b</sup> R <sub>1</sub>	c	d	e	f			R <sub>2</sub>			
DIV R <sub>2</sub> , R <sub>3</sub> , R <sub>2</sub>	b	b	a	<sup>a</sup> R <sub>3</sub>	<sup>b</sup> R <sub>1</sub>	c	d	e	f	R <sub>2</sub>					
LD R <sub>1</sub> , e	e	r	a	<sup>a</sup> R <sub>3</sub>	b	c	d	<sup>e</sup> R <sub>1</sub>	f	R <sub>2</sub>					
LD R <sub>3</sub> , f	e	r	f	a	b	c	d	<sup>e</sup> R <sub>1</sub>	<sup>f</sup> R <sub>3</sub>	R <sub>2</sub>					
ADD R <sub>1</sub> , R <sub>1</sub> , R <sub>3</sub>	s	r	f	a	b	c	d	e	<sup>f</sup> R <sub>3</sub>	R <sub>2</sub>	R <sub>1</sub>				
LD R <sub>3</sub> , d	s	r	d	a	b	c	<sup>d</sup> R <sub>3</sub>	e	f	R <sub>2</sub>	R <sub>1</sub>				
MUL R <sub>1</sub> , R <sub>3</sub> , R <sub>1</sub>	v	r	d	a	b	c	<sup>d</sup> R <sub>3</sub>	e	f	R <sub>2</sub>			R <sub>1</sub>		
SUB R <sub>3</sub> , R <sub>2</sub> , R <sub>1</sub>	u	r	x	a	b	c	d	e	f	R <sub>2</sub>			R <sub>1</sub>	R <sub>3</sub>	