
Date 12 - 2 20 CODE GENERATION Final phase of compiler is the code generator. Takes Intermediate coder as an input on generate semantically equivalent target Compilers that need to generate efficient target Pla gram. Programs, include an optimization phase byor vode gueration An optimizer optimizes the intermediate code, from which more efficient code can be generated. Intermediate Code | Intermediate Code code code code code code code Tasks of a code generator: · Instruction Selection · segister allocation and assignment · instruction ordering Instruction selection imoles choosing appropointe target-machine instructions to implement the intermediate code statements. Register Allocation by assignment involves deciding what values to keep in which registers. Instruction ordering involves deciding in what order to schoolule the execution of instruction Code generators partitions instruction recintermediate code into "basic blocks", which consist of sequences of instructions that are always enecuted together Imput to code Generator: Intermediate representation of the source program Choices of intermediate code representation includes three address code (quaduplesstripless in direct triples, virtual machine representations

Date20
(bytecodes on Stack-machine code), linear-representation
(postfix notation) by graphical representations (syntan trees by DAGIS).
trees ey DAGIS).
1. Instruction Selection: Code generator must map the
intermediate code into a code sequence that can be
executed by targeted machine. These we the factors
for this mapping. need now man ettricient
for this mapping. med nove care man ettricient. . herel of intermediate code (high level or low level) get
· nature of instruction let architecture (data type support).
· disised quality of generated code (speed he size)
2. Register Allocation.
. Registers are the fastest computational unit on the
Jarget marchine (but registers are few).
· Register allocation is what values to hold in which
register.
· The use of registers is
Register allocation: choosing set of variables that
will reside in registers at each point of time.
Register assignments during which we select one register that a variable will reside in.
register that a variable will reside in
Mathematically, assignment is NP-complete problem
3. Evaluation Order
. Order in which the instructions are eneutted can
affect the efficiency of target code.
· Vicking a best order is a difficult Nt-complete proble
Since some instructions require frence registers than
other.
Simple Target Machine:
Store: ST 71 9 & (register Branch instruction to label
Computation OP dist. SEC, SEC, Landitional in pr. Brand & L
Computation: OP dist, STC, STC, Conditional jumps: Brand & 2 L OP > ADD, SUB, MUL, DIV conditions checking with

Date____20 Program 4 Austractions Cost: Actermining the actual cost of compiling by running a proogram is a complex problem · NP-hand (many of the subproblems proceeded with H). · for simplicity, cost of one instruction to be one plus the costs associated with addressing made of sperands. cost of an instruction = 1 + cost of operands cost of register operand = 0 cost of involving memory a constants - 1 cost of a program = Sun of a instanction costs. Examples: LD RO, RI { 1+0=1; since register to register } LD RO, M & 1+1=2; since loading from memory? LD R1, * 100(R2) \ 1+1+1=3, condents (content) (100+ Basic BLOCKS AND FLOWGRAPH. · A graph representation of intermediate code · Partition the intermediate code into bourse blocks which are the meximal sequences of three address instructions (consecutive). Basic blocks becomes nades of the flow graph. Edges indicate which block will follow which other block. How to partition intermedicate code into busic blocks? 1 Determine leader instructions in basic the intermediate code. leader in the first instruction in any basic block.

	Date20
Rules for Sinding a leader	
instruction code	instruction is a deader
(ii) Any instruction that is st	he target of a
conditional or an uncord	itional jump is a
leader	
(iii) Any instruction that is	the target of a
condition immadiately for	ollows a conditional
or uncoditional jump is	a leader
Example: Intermediate code:	1 1 1 1 1 1
1) i = 1	leader by rule (i)
2) j = 1	leader by rule (ii)
3) $\pm 1 = 10 \pm 110,20$ u) $\pm 2 = \pm 1 \pm 1112,20$	leader by rule (11)
5) t3 = 8 * t2	O LA STATE
6) ty = +3-880	
7) a[t4] = 0.0	
8) j= j + 1	
a) if 1 = 10 goto (3)	
10) i = i+1	'deader by rule (iii)
11) if i <= 10 goto (2).	
(2) i = 1	leader by rule (111)
13) +5=1-1	leader by relie (ii)
14) tb = 88 * ts	
15) a[t6] = 1.0	
17) if i <= 10 goto (13)	1
(A) 14 1 C = 00 Joro (13)	
Instanction 1, 2, 3, 10, 1	2,12 are leaders
A basic block will contain	
instructions till next lea	dei



0.1.1	Date20
Exercise 8.4.1.	Assessment to the second
Code: 1. for (i= 0; i Ln; 1+	+)
2. for (j=0; j2n;	(++)
3. C[i][j] = 0	0.0;
4. for (i= 0; i 2n; i++)
5. for(j=0; j n	; j++)
	KLN; K++)
	= c(i)(j) + a(i)(j) * b(k)(i)
A matrix multiplication	
	Jonna
Three address code.	1=4
1) 1 = 1 2) j = 1 > \$0 = 0 + 8 32	7
3) +1 = N *i	
w t 2 = t1 +j	line 1,2,3
s) +3 = 8 * +2.	6
6) tu= t3-88 to	CITTI
1) C(t4)= 0.0_	0-18-1516-2329-31
8) 11 = 1+1	32-3
9) if j = n goto (3)	
10) 1 = 1+1	
11) if i = n goto (2) =	(23) c[t4]=c(t4)++7
12) 1 = .1	24) K = K+1
13) i = 1	25) if K = n goto (19
14) k=1.1	726) j= j+1
15) t1= 10 * 1 4	27) if it=n goto (15)
16) t2= t1+i 5	28) 1=1+1
17) t3 = 8 x + 2 40	29) if ic=n goto (13)
18) tu = t3 -t0 0	1 sline 4,5,6,7
19) ts = k-1 81	1 3 me 1131014
20) +8- 00 + 15 832	1
21) to = t8 + t4 032	+47
27 t= a[t4] * b[

Date_____20_ Registee Allocation cy Assignments , Deciding what values to keep in which registe . For each three instradders instruction, we'll keep track of what values to keep in what registers. . An algorithm for a single bask block that will perform above task or avoids unecessary load ey Stores. Principal uses of Registers: . In most architectures, almost operands should be in registers, to perform operations. 2. Registers make good temporaries, for subvesul of larger expressions or to hold a variable used only within a single block. 5. To hold global values, generated in one block in used in other blocks. 4. Help with suntime storage management . For each instruction, there is only one machine instanction -> LD reg, men - ST mem, seg. > OP reg, reg, reg. Register & Address Descriptors: · We need a data structure, that tells us what program variables have their values in in a tegiste by which registers are them. The desired data structure have two descriptors 1. Register descriptori For each register, it keeps track of the variable many whose current value is in that register. Initially, all register descriptors are empty. As as generation proceed, each descriptor will hold

Date_ the value of zero or more names! 2. Address descriptor: For each variable in progra It keep track of location so locations of the current value of that variable. Code Generation. get Reg (I) i selects registers for each memory location associated with three address instruction 'I'. . It has access to the register by address descriptors. for all variables of basic block. · Por copy instruction => x = y, get Reg (1) fraction will always choose the same register For operations instruction 2) 21 = 4+2, getReg! will select its registers by oracle will be Add Rn, Ry, Rz, the value of y must be in Ry is same for 2. When the basic block is oncling, the variables which may be temporary by for that block only, we can free registers for them At But what if variable is to be used auguhue e.g. in other block, then we have to store the register value in the memory location. Managing Register & Adolers Descriptors: . Update Register decriptor for R to hold n. - Update Address descriptors for x add register R as an additional location. @ For ST x, R. - Up date address descriptor for x to For an operation e.g. ADD Rx, Ry, R2. 0 - Update seg. desc for Ruto hold u-

												14
									9	Date	20	_
- Update	ad	ldr.	desc	٠.	for	21	So	that	- iti	OM	La	
Nocarto	1	US Y	(M.	Not	e -	that	+	e n	0100	x11 1	wet	101
fox is i	2	not	now	inth	e c	add	lies	s d	lesc	ripte	or f	on sy
- Upctone	K	amo	ve f	100	fron	na	ddi	ess	de	crip	tos	of
ony vo	ario	ible	oth	er -	than	21.						
(1) for cop	14	stat	tema	t	0.9		× :	= 4	20	efter	gen	orat
load of	101	7 "	4 Otu	29.	. Ky	1	+ 1	reed	led	9 4	aft	ei o
managi	9	des	aipt	280	as	fo	r al	lle	ad	Sale	-fs	
- add	0	1 to	the	e 6	eg.	des	c.	for	P	y.		
- uq	dai	te e	rddi	. 0	lesc	. 40	06)	1 50	of the	at i	45 01	nly
John	cat	ion	is K	y.	0	RT		ON =	9+	2.8	7	
					1			1				
Example: Three Address Assembley		Rea	istor			J	Add	tess	101	040		
Acombley	RA	R2	Ra	1087		h	0	sesc	LIPT	0	V	
ILD RI,a	01	72	113		a a	6	0	A	7			9
o LD Ra, b		Ь				b Ra						
+ SUB R2, R1, R1				3	100000000000000000000000000000000000000	b			R2			
VI . 2 2	.01	t	C		a Ri	8	ck3		R ₂			
	u	+	C	Jei	0	ь	CR3		· R2	Rı		
vattu ADD R3, R2, R1	u	t	V		a	Ь	C	,	R2	R1	R ₃	
a=d LD R2,d	u	and	V	-3	R2	b	c	d, Re	-	Rs	R3	
d=v+u ADD R1, R3, B	ol	a	V		R2	b	0	Rs	50	R ₁	R3	
enit ST a, Rz					R2 OI R2	b	C	RI	10.8	Ra	R3	
IST d, Rs					nza	b	C	d		R1	R ₃	
												100
									150			
												1300
										333		
									196		1993	

Date Exercise: x = a + b *C Three address code t = b * C 2 = a+t Assembley code LD R1, b 10 R2, C. MUL R2, R1, R2 LD R3, a. ADD RZ, R3+ R2 R1 R2 R3 2 a MUL REDRORD to b Rac R2 9 LD Rang to bR2 c ADD R3, R3, R2 6 bR a (2) x= a/(b+c) - d* (e+f) Times address code: 8= a/t 5 = e+1 U = d * S Assambley code,



													20	
Code	Reg	Desc		1		1.					te_			
	Ri	R ₂	IR.	-			dx.	-			-		F	Г.
			114		b	c	-	e	-		5	t	4	2
LD RI, b	6			9	b	-		-	-	-	-	-	-	-
LDR2, C	b	C		9	RI	C	1	2	t	-			-	
ADD R2, R1, R2	b	t		9	KI bRI	R		e	6		-	0		
LD R379	b	t	a	a Rs	KI	0	-		t			Ro		
DIV R2, R3, R2	b	6	a	9 Rz					1	-		R		
LD Rize	e	8	0	9R3	10	c	d	e Ri		182 R2				
LD R37F	e	1	t	a	b	-	d	eR,						
ADD RI, RI+R3	-	Y	4	0	b		d		6					
LD R37d		8	d	a	b		dRs	0	t	Rz				
MUL RIORSORI	U	7	d	a		c	dR3	e	6	120	1		RI	
SUB R3, R2, R1	u	7	26	9	b	c		e		R2			RI	R