

Introduction to software-based microarchitectural side-channel attacks




Abc Xyz @dura_lex





- 1. Introduction
- 2. Theory
- 3. Basic attacks
- 4. Software-based Microarchitectural Fault Attacks
- 5. Meltdown & Spectre
- 6. Summary








Typical target of a side-channel attack






Microarchitectural attacks

code1a:






The DRAM cells get permanently damaged if hammered for a long time










Architecture of multicore CPU




Abstract architecture of core and memory organization






Abstract architecture of core and memory organization





Pipelining. In-Order


Elements of a modern in-order core





Pipelining. Out-of-Order


Elements of a modern out-of-order core






Pipelining. Out-of-Order

Elements of a modern out-of-order core





Branch Prediction and Speculation



get_secret_key() can be executed speculatively





Machine (SGG)								
Socket P#0 (16GB)				Socket P#1 (16GB)				
NUMANode P#0 (8192MB)			Ш	NUMANode P#2 (8192MB)				
L3 (8192KB)			Ш	L3 (8192KB)	L3 (8192KB)			
L2 (2048KB)	L2 (2048KB)	L2 (2048KB)		L2 (2048KB)	L2 (2048KB)	L2 (2048KB)	L2 (2048KB)	
L1i (64KB)	L1i (64KB)	L1i (64KB)	Ш	L1i (64KB)	L1i (64KB)	L1i (64KB)	L1i (64K8)	
L1d (16KB) L1d (16KB) L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)		L1d (16KB) L1d (16KB)	Lld (16KB) Lld (16KB)	L1d (16KB) L1d (16KB)	L1d (16K8) L1d (16K8)	
Core P#0 Core P#3 Core P#2 Core P#3 PU P#2 PU P#3	Core P#4 Core P#5 PU P#5	Core P#6 Core P#7 PU P#6 PU P#7		Core P#0 Core P#1 PU P#17	Core P#2 Core P#3 PU P#19	Core P#4 Core P#5 PU P#21	Core P#6	
NJRANice P#1 (8192Mb)				NJAANode P#3 (8192MB)				
L3 (8192KB)			Ш	L3 (8192K8)				
L2 (2048KB) L2 (2048KB)	L2 (2048KB)	L2 (2048KB)	Ш	L2 (2048KB)	L2 (2048KB)	L2 (2048KB)	L2 (2048KB)	
L1i (64KB)	L1i (64KB)	L1i (64KB)	Ш	L1i (64KB)	L1i (64KB)	L1i (64KB)	L1i (64KB)	
L1d (16KB) L1d (16KB) L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)		L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)	L1d (16KB) L1d (16KB)	
Core P#0 Core P#1 Core P#2 Core P#3 PU P#10 PU P#11	Core P#4 Core P#5 PU P#12 PU P#13	Core P#6 Core P#7 PU P#14 PU P#15		Core P#0 Core P#1 PU P#24 PU P#25	Core P#2 Core P#3 PU P#27	Core P#4 Core P#5 PU P#29	Core P#6 Core P#7 PU P#30 PU P#31	


Architecture of multicore CPU AMD Bulldozer









Abstract architecture of core and memory organization












CPU cache algorithm








CPU cache algorithm




















- Direct-mapped cache
- Fully-associative cache
- 2/4/8/12-way set associative cache



Two-way set associative cache






Cache replacement policies

- FIF0
- LIFO
- least recently used, LRU
- time aware least recently used, TLRU
- most recently used, MRU
- pseudo-LRU, PLRU
- random replacement, RR
- segment LRU, SLRU

- least frequently used, LFU
- least frequent recently used, LFRU
- LFU with dynamic aging, LFUDA
- low inter-reference recency set, LIRS
- adaptive replacement cache, ARC
- clock with adaptive replacement, CAR
- multi queue, MQ
- and etc.






- Virtually indexed, virtually tagged (VIVT)
- Physically indexed, virtually tagged (PIVT)
- Virtually indexed, physically tagged (VIPT)
- Physically indexed, physically tagged (PIPT)











A simple computer system with a single DRAM array








A simple computer system with a single DRAM array







































Bank 0 Bank 1 Bank n Row 0 Row 0 Row 0 Row 32767 Row 32767 Row 32767 Row buffer Row buffer Row buffer

















Timing attack — an attack aimed at exploiting differences in an algorithm execution time




- 1. Map binary (e.g., shared object) into the address space
- 2. Flush a cache line (code or data) from the cache
- 3. Schedule a victim's program
- 4. Check if the corresponding cache line from Step 2 has been loaded by the victim's program



Map binary (e.g., shared object) into the address space









Flush a cache line (code or data) from the cache

Cache (8 sets, 4 ways)











Schedule a victim's program



Cache (8 sets, 4 ways)









Check if the corresponding cache line from Step 2 has been loaded by the victim's program

Cache (8 sets, 4 ways)











Cache (8 sets, 4 ways)










- Evict + Time
- Prime + Probe
- Prime + Abort
- Flush + Flush
- Evict + Reload
- AnC (ASLR ⊕ Cache)
- etc.





Branch-prediction attacks



Branch Target Buffer addressing a scheme in the Haswell processor










A translation lookaside buffer (TLB) is a memory cache that is used to reduce the time taken to access a user memory location







- Scheduler interrupts
- Instruction aborts
- Page faults
- Behavioral differences (e.g, error code)





CPU


DRAM bank

0123456789	
1234567890	
2345678901	
3456789012	
4567890123	
5678901234	
6789012345	

row buffer

Reading from DRAM







CPU reads row 1, row buffer is empty




CPU












CPU reads row 1, row buffer is now full




Complex DRAM-based attacks

- DRAMA
- Row hit (Flush + Reload)
- Row miss (Prime + Probe)
- etc.










Cross-core covert channels






- Cache-based covert channels (shared libraries)
- Row miss attack (DRAM)
- Thermal covert channels
- Radio covert channels





Software-based Microarchitectural Fault Attacks



Software-based microarchitectural fault attacks do not require physical access, but only some form of code execution on the target system

Software-based Microarchitectural Fault Attacks Rowhammer



Rowhammer. Exploitation primitives

- Fast uncached memory access
- Physical memory massaging
- Physical memory addressing





- Flip Feng Shui targeted Rowhammer
- Throwhammer remote Rowhammer
- Nethammer better remote Rowhammer
- Drammer, RAMpage exploitation ARM-based hardware
- Glitch better exploitation ARM-based hardware







Derived attacks and not only

- MeltdownPrime & SpectrePrime
- SgxPectre
- SMM Speculative Execution Attacks
- BranchScope
- LazyFP
- ...



Derived attacks and not only

- Spectre 1.1, 1.2 (Speculative Buffer Overflows)
- SpectreRSB
- NetSpectre
- L1TF (Foreshadow)
- etc.

TotalMeltdown? And what's about other patches...





Abstract example of exploitation

Four components of speculative techniques

1. Speculation primitive



Four components of speculative techniques

1. Speculation primitive

- Bypass out of bounds checks
- Training of branch predictor
- Speculatively read an earlier value of the data
- Pending exceptions
- Exploit branch history table
- Exploit the Return Stack Buffer
- Speculatively write to register (buffer overflow)



Type of BP

Algorithm of BP

Environment of BP

The foundation of the Speculative-Based Attack tower



- 1. Speculation primitive
- 2. Windowing gadget



- 1. Speculation primitive
- 2. Windowing gadget

- Non-cached loads
- Dependency chain of loads
- Dependency chain of integer ALU operations





The Speculative-Based Attack tower



- 1. Speculation primitive
- 2. Windowing gadget
- 3. Disclosure gadget



- 1. Speculation primitive
- 2. Windowing gadget
- 3. Disclosure gadget

- ASLR
- CFI
- SMAP
- DEP/NX
- retpoline
- and others.





The Speculative-Based Attack Babel tower




- 1. Speculation primitive
- 2. Windowing gadget
- 3. Disclosure gadget
- 4. Disclosure primitive



- 1. Speculation primitive
- 2. Windowing gadget
- 3. Disclosure gadget
- 4. Disclosure primitive

- Architecture of cache
- Replacement policies
- Exclusive and inclusive
- Type of cache attack
- Noise
- High-resolution timer
- and etc.





The Speculative-Based Attack Babel tower







Software-based microarchitectural attacks has become very popular





- Software-based microarchitectural attacks has become very popular
- Requires a lot of resources to develop a working exploit





- Software-based microarchitectural attacks has become very popular
- Requires a lot of resources to develop a working exploit
- Microarchitectural attacks may be automated





- Software-based microarchitectural attacks has become very popular
- Requires a lot of resources to develop a working exploit
- Microarchitectural attacks may be automated
- Many attacks have not yet been disclosed





- Software-based microarchitectural attacks has become very popular
- Requires a lot of resources to develop a working exploit
- Microarchitectural attacks may be automated
- Many attacks have not yet been disclosed
- Countermeasures come with a performance impact

Questions?





- D. Gruss, "Software-based Microarchitectural Attacks."
- M. Lipp and D. Gruss, "ARMageddon: Cache Attacks on Mobile Devices."
- D. Page, "MASCAB: a Micro-Architectural Side-Channel Attack Bibliography."
- P. Pessl and D. Gruss, "DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks."
- H. Bos and Y. Fratantonio, "Drammer: Determenistic Rowhammer Attacks on Mobile Platforms."
- Microsoft, "Mitigating speculative execution side channel hardware vulnerabilities."
- J. Horn, "Reading privileged memory with a side-channel."




- D. Gruss and M. Lipp, "KASLR is Dead: Long Live KASLR."
- D. Gruss and C. Maurice, "Flush+Flush: A Fast and Stealthy Cache Attack."
- F. Liu and Y. Yarom, "Last-Level Cache Side-Channel Attacks are Practical."
- C. Trippel, D. Lustig, and M. Martonosi, "MeltdownPrime and SpectrePrime:

 Automatically-Synthesized Attacks Exploiting Invalidation-Based Coherence Protocols."
- M. Schwarz, C. Maurice, D. Gruss, and S. Mangard, "Fantastic Timers and Where to Find Them: High-Resolution Microarchitectural Attacks in JavaScript."
- M. Lipp and M. T. Aga, "Nethammer: Inducing Rowhammer Faults through Network Requests."



- A. Tatar and R. Krishnan, "Throwhammer: Rowhammer Attacks over the Network and Defenses."
- G. Camurati and S. Poeplau, "Screaming Channels: When Electromagnetic Side Channels Meet Radio Transceivers."
- J. Stecklina and T. Prescher, "LazyFP: Leaking FPU Register State using Microarchitectural Side-Channels."
- M. Guri and A. Kachlon, "GSMem: Data Exfiltration from Air-Gapped Computers over GSM Frequencies."
- D. Sullivan, O. Arias, T. Meade, and Y. Jin, "Microarchitectural Minefields: 4K-Aliasing Covert Channel and Multi-Tenant Detection in IaaS Clouds."





- S. van Schaik, C. Giuffrida, H. Bos, and K. Razavi, "Malicious Management Unit: Why Stopping Cache Attacks in Software is Harder Than You Think."
- D. Gruss and A. Fogh, "Prefetch Side-Channel Attacks: Bypassing SMAP and Kernel ASLR."
- E. M. Koruyeh and K. N. Khasawneh, "Spectre Returns! Speculation Attacks using the Return Stack Buffer."
- G. Maisuradze and C. Rossow, "ret2spec: Speculative Execution Using Return Stack Buffers."



- G. Chen and S. Chen, "SgxPectre Attacks: Leaking Enclave Secrets via Speculative Execution."
- M. Lipp and M. Schwarz, "Meltdown."
- P. Kocher and D. Genkin, "Spectre Attacks: Exploiting Speculative Execution."
- ARM, "Cache Speculation Side-channels."
- M. Schwarz, M. Schwarzl, M. Lipp, and D. Gruss, "NetSpectre: Read Arbitrary Memory over Network"
- S. D'Antoine, "Out-of-Order Execution and Its Applications."
- V. Kiriansky and C. Waldspurger, "Speculative Buffer Overflows: Attacks and Defenses."



- B. Gras, K. Razavi, H. Bos, and C. Giuffrida, "Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks."
- C. Disselkoen, D. Kohlbrenner, L. Porter, and D. Tullsen, "Prime+Abort: A Timer-Free High-Precision L3 Cache Attack using Intel TSX."
- M. Lipp and M. Schwarz, "Meltdown & Spectre Side-channels considered hARMful."
- J. Masters, "Exploiting modern microarchitectures: Meltdown, Spectre, and other attacks."
- M. Lipp, "Cache attacks on ARM."
- D. Evtyushkin, D. Ponomarev, and N. Abu-Ghazaleh, "Jump over ASLR: attacking branch predictors to bypass ASLR."