TABLE I INFORMATION OF BENCHMARKS

Fig. 4. Circuit structure of E^{-1}

TABLE II
RESULTS OF CHECKING THE PARAMETERIZED COMPLEMENTARY
CONDITION

TABLE III
RUN TIME OF BUILDING COMPLEMENTARY CIRCUITS

TABLE IV COMPARING DECODER AREA

TABLE V
COMPARING CRITICAL PATH LATENCIES IN NANOSECOND