Short Papers

Inferring Assertion for Complementary Synthesis

ShengYu Shen, *Member, IEEE*, Ying Qin, KeFei Wang, ZhengBin Pang, JianMin Zhang, and SiKun Li

Abstract—Complementary synthesis can automatically synthesize the decoder circuit of an encoder. However, its user needs to manually specify an assertion on some configuration pins to prevent the encoder from reaching the nonworking states. To avoid this tedious task, this paper propose an automatic approach to infer this assertion, by iteratively discovering and removing cases without decoders. To discover all decoders that may exist simultaneously under this assertion, a second algorithm based on functional dependency is proposed to decompose $\ensuremath{\mathbb{R}},$ the Boolean relation that uniquely determines the encoder's input, into all possible decoders. To help the user select the correct decoder, a third algorithm is proposed to infer each decoder's precondition formula, which represents those cases that lead to this decoder's existence. Experimental results on several complex encoders indicate that our algorithm can always infer assertions and generate decoders for them. Moreover, when multiple decoders exist simultaneously, the user can easily select the correct one by inspecting their precondition formulas.

Index Terms—Cofactoring, complementary synthesis, Craig interpolation, functional dependency, inferring assertion.

I. INTRODUCTION

One of the most difficult tasks in designing communication chips is to design the complex circuit pair (E, E^{-1}) , in which the encoder E transforms information into a particular format, while its decoder E^{-1} recovers this information.

Thus, complementary synthesis [1] was proposed to automatically synthesize an encoder's decoder. As shown in Fig. 1(a), it includes three steps: 1) manually specifying an assertion that assigns constant value on the encoder's configuration pins to prevent it from reaching the nonworking states without a decoder; 2) determining the decoder's existence by checking whether the encoder's input can be uniquely determined by its output; and 3) characterizing the decoder's Boolean function.

To manually specify an assertion, the user must read extensive documentation and often perform laborious trial-anderror process. For example, our most complex benchmark—the 10 Gb small form-factor pluggable interface (XFI) encoder—has 120 configuration pins. Finding out their meaning and correct combinations was a very difficult and lengthy process, which had already been experienced by the first author in [1]. To avoid this tedious task, this paper proposes the following three algorithms.

Manuscript received July 27, 2011; revised October 19, 2011 and January 7, 2012; accepted February 27, 2012. Date of current version July 18, 2012. This work was supported by the National Natural Science Foundation of China, under Projects 61070132 and 61133007. This paper was recommended by Associate Editor W. Kunz.

The authors are with the School of Computers, National University of Defense Technology, Changsha, Hunan 410073, China (e-mail: syshen@nudt.edu.cn; yingqin@nudt.edu.cn; kfwang@nudt.edu.cn; zbpang@nudt.edu.cn; jmzhang@nudt.edu.cn; skli@nudt.edu.cn).

Digital Object Identifier 10.1109/TCAD.2012.2190735




Fig. 1. Original and new flows of complementary synthesis. (a) Original complementary synthesis algorithm [1]. (b) New and fully automatic approach.

- 1) An algorithm is proposed to automatically infer this assertion [2], which corresponds to the first step of the new approach in Fig. 1(b). This algorithm iteratively discovers the encoder's configuration value that leads to the decoder's nonexistence, and then uses Craig interpolation to infer a new formula that covers a larger set of such invalid configuration values. These inferred formulas will be ruled out until no more invalid configuration values can be found. The final assertion is obtained by anding the inverses of all these inferred formulas.
- 2) Under this inferred assertion, however, multiple decoders may exist simultaneously. Thus, as shown in the second step of Fig. 1(b), a second algorithm is proposed to discover all these decoders by iteratively testing whether \mathbb{R} , the Boolean relation that uniquely determines the encoder's input, functionally depends [5] on these discovered decoders. For every configuration value c that fails this test, a new decoder's Boolean relation is discovered by asserting c into \mathbb{R} . This step is repeated until all decoders are discovered.
- 3) To help the user select the correct decoder, a third algorithm is proposed to characterize a precondition formula for each decoder, which represents the configuration value set that leads to this decoder's existence. The user can easily select the correct decoder by inspecting these preconditions.

For example, for the two decoders of XFI discovered by our algorithm, their corresponding precondition formulas refer to only three pins, out of which only two have different values. Therefore, to select the correct decoder, one only needs to find out the meaning of these two pin, instead of all 120 pins. More details can be found in the experimental results section, which indicates that our algorithm can significantly save the human effort in specifying assertion and selecting decoder. All the experimental results and programs can be downloaded from http://www.ssypub.org.

The remainder of this paper is organized as follows. Section II introduces background materials. Section III presents the algorithm that infers assertions. Section IV discusses how to discover all decoders and characterize their precondition for-




Fig. 2. (a) PC condition and the (b) LN condition.

mulas. Sections V and VI present the experimental results and related works. Finally, Section VII provides the conclusion.

II. PRELIMINARIES

To save space, we assume the readers' familiarity with propositional satisfiability (SAT), cofactoring [7], Craig interpolant generation [8], and functional dependency [5].

The encoder is modeled using Mealy finite-state machine with configuration $M = (S, s_0, I, C, O, T)$, consisting of a finite-state set S, an initial state $s_0 \in S$, a finite-input letter set I, a finite-configuration letter set C, a finite-output letter set I, and a transition function $I : S \times I \times C \rightarrow S \times O$ that computes the next state and output letter from the current state, input letter, and configuration letter.

We denote the state, input letter, output letter, and configuration letter at the *n*th cycle as s_n , i_n , o_n , and c_n , respectively. We further denote the sequence of state, input letter, output letter, and configuration letter from the *n*th to the *m*th cycle as s_n^m , i_n^m , o_n^m , and c_n^m , respectively.

An assertion (or formula) on configuration pins is defined as a configuration letter set R. R(c) means $c \in R$. If R(c) holds, we also say that R covers c.

The decoder exists if the encoder's input can be uniquely determined by its output. As shown in Fig. 2(a), this can be formally defined as follows.

Definition 1: Parameterized complementary (PC) condition: For encoder E, assertion R, and parameters p, d, and l, $E \models PC(p, d, l, R)$ holds if i_n can be uniquely determined by o_{n+d-l}^{n+d-1} and R covers the constant configuration letter c. This amounts to the unsatisfiability of $F_{PC}(p, d, l, R)$ in (1).

Lines 2 and 3 of (1) correspond to two state sequences of E, respectively. Line 4 forces the output sequences of these two state sequences to be the same, while line 5 forces their input letters to be different. The last line constrains c to be covered by R.

The algorithm based on checking PC [1] just enumerates all combinations of p, d, and l, from small to large, until $F_{\rm PC}(p,d,l,R)$ becomes unsatisfiable, which means that the decoder exists.

```
Algorithm 1 InferAssertion
```

```
1: NA = \{\}
 2: for x = 0 \rightarrow \infty do
         < p, d, l> = <2x, x, 2x>
        if F_{PC}(p, d, l, \bigwedge_{na \in NA} \neg na) is unsatisfiable then
Halt. The final assertion is \bigwedge_{na \in NA} \neg na, the decoder
 4:
 5:
            exists if it is satisfiable.
        else
 6:
            while F_{LN}(p, d, l, \bigwedge_{na \in NA} \neg na) is satisfiable do
 7:
               Assume A(c) is cs satisfying assignment leading
 8:
               to the decoder's nonexistence.
               na \leftarrow InferCoveringFormula(A(c))
 9:
               NA \leftarrow NA \cup \{na\}
10:
            end while
11:
        end if
12:
13: end for
```

III. HALTING ALGORITHM TO INFER ASSERTION

In Section III-A, we first define how to determine the decoder's nonexistence for a particular configuration letter, and then in Section III-B, we introduce the algorithm that infers assertion by iteratively detecting and removing all invalid configuration letters.

A. Determining the Decoder's Nonexistence

According to Definition 1, the decoder exists for a set of configuration letters R if there is a parameter value tuple < p, d, l > that makes $E \models PC(p, d, l, R)$ holds true. Therefore, intuitively, the decoder does not exist if for every parameter value tuple < p, d, l >, we can always find another tuple < p', d', l' > with p' > p, l' > l and d' > d, such that $E \models PC(p', d', l', R)$ does not hold.

This case can be detected by the SAT instance shown in Fig. 2(b), which is similar to that of Fig. 2(a), except that three new constraints are inserted to detect loops on s_{n-p}^{n+d-l} , $s_{n+d-l+1}^n$, and s_{n+1}^{n+d} .

Thus, the decoder's nonexistence can be determined by the following.

Definition 2: Loop-like noncomplementary (LN) condition: For encoder E, $E \models LN(p,d,l,R)$ holds if i_n cannot be uniquely determined by o_{n+d-l}^{n+d-1} on s_{n-p}^{n+d-1} , and there are loops on s_{n-p}^{n+d-l} , $s_{n+d-l+1}^{n}$, and s_{n+1}^{n+d} . This amounts to the SAT of $F_{LN}(p,d,l,R)$ as follows:

$$F_{LN}(p, d, l, R) \stackrel{\text{def}}{=} \begin{cases} F_{PC}(p, d, l, R) \\ \wedge \bigvee_{\substack{x=n-p \\ x=n+d-l+1}}^{n+d-l} \bigvee_{\substack{y=x+1 \\ y=x+1}}^{n+d-l} \{s_x \equiv s_y \wedge s_x' \equiv s_y'\} \\ \wedge \bigvee_{\substack{x=n+d-l+1 \\ x=n+l}}^{n-l} \bigvee_{\substack{y=x+1 \\ y=x+1}}^{n+d} \{s_x \equiv s_y \wedge s_x' \equiv s_y'\} \end{cases}$$
(2)

B. Algorithm Implementation

Algorithm 1 is used to infer assertion on configuration pins that can lead to the decoder's existence. Intuitively, it iteratively tests all combinations of $\langle p, d, l \rangle$ in line 3. For every A(c) found in line 8 that can lead to the decoder's

nonexistence, a larger set of such configuration letters are discovered by the procedure InferCoveringFormula in line 9 and ruled out in line 10. This loop is repeated until the formula F_{PC} in line 4 is unsatisfiable.

InferCoveringFormula uses cofactoring [7] to assert the satisfying assignments of i_{n-p}^{n+d-1} , $(i')_{n-p}^{n+d-1}$, s_{n-p} , and $(s')_{n-p}$ back to F_{LN} , and then uses Craig interpolation [8] to characterize a larger set of invalid configuration letters. More details can be found in [2], which had proved that Algorithm 1 is a halting one.

IV. DISCOVERING MULTIPLE DECODERS

Section IV-A introduces how to discover decoders and its correctness proof, while Section IV-B presents how to characterize the precondition formula of each discovered decoder, to help the user select the correct one.

A. Constructing SAT Instance to Discover Decoders

Assume that the assertion inferred by Algorithm 1 is

$$IA \stackrel{\text{def}}{=} \bigwedge_{na \in NA} \neg na. \tag{3}$$

To simplify the presentation, we denote o_{n+d-1}^{n+d-1} and i_n as

$$X \stackrel{\text{def}}{=} o_{n+d-l}^{n+d-1}$$

$$Y \stackrel{\text{def}}{=} i_n.$$
(4)

Thus, the Boolean relation that uniquely determines i_n from o_{n+d-1}^{n+d-1} and c can be denoted as

$$\mathbb{R}(c, X, Y) \stackrel{\text{def}}{=} F_{PC}(p, d, l, IA) \tag{5}$$

where $\mathbb{R}(c, X, Y)$ defines a mapping from c and X to Y, which is actually a function f as follows:

$$Y = f(c, X). (6)$$

For every configuration letter $c_i \in IA$, there is a \mathbb{R}_{c_i}

$$\mathbb{R}_{c_i}(X,Y) \stackrel{\text{def}}{=} \mathbb{R}(c,X,Y) \wedge c \equiv c_i. \tag{7}$$

Two different c_i and c_j may share the same \mathbb{R}_{c_i} . Therefore, IA can be partitioned into $\{IA_1, \ldots, IA_n\}$, such that all c in the same IA_i share the same \mathbb{R}_i , while two c and c' in two different IA_i and $IA_{i'}$ do not. So we call IA_i the precondition formula of \mathbb{R}_i , which means IA_i is the set of all configuration letters that leads to the decoder \mathbb{R}_i s existence. When there exists multiple decoders, the user can select the correct one by inspecting $\{IA_1, \ldots, IA_n\}$ characterized in Section IV-B.

Thus, \mathbb{R}_i defines a mapping from X to Y, which is actually a function $f_i: X \to Y$. Therefore, f can be rewritten as

$$f(c, X) = \bigvee_{i=1}^{n} \{ IA_i(c) \land f_i(X) \}.$$
 (8)

Thus, our task here is to find out the set $\{\mathbb{R}_1, \dots, \mathbb{R}_n\}$ step by step. Assume that we have already discovered a set of




Fig. 3. SAT instance that discovers decoders.

decoders' Boolean relations $\{\mathbb{R}_1, \dots, \mathbb{R}_m\}$. To test whether it contains $\{\mathbb{R}_1, \dots, \mathbb{R}_n\}$, i.e., whether all decoders have already been discovered, we construct the following SAT instance, which is also shown in Fig. 3 as follows:

$$\left\{
\begin{array}{ccc}
\mathbb{R}(c, X, Y) \wedge \bigwedge_{i=1}^{m} \mathbb{R}_{i}(X, Y_{i}) \\
\wedge & \mathbb{R}'(c, X', Y') \wedge \bigwedge_{i=1}^{m} \mathbb{R}'_{i}(X', Y'_{i}) \\
\wedge & \bigwedge_{i=1}^{m} Y_{i} \equiv Y'_{i} \\
\wedge & Y \neq Y'
\end{array}
\right\}.$$
(9)

Line 1 of (9) represents the Boolean relations in $\{\mathbb{R}_1, \ldots, \mathbb{R}_m\}$ and \mathbb{R} . Line 2 is a copy of line 1. The only common variable shared by them is c. Line 3 forces all Y_i and Y_i' to take on the same values, while the last line forces Y and Y' to be different.

The following theorem proves that if (9) is unsatisfiable, then all decoders have been discovered.

Theorem 1: If (9) is unsatisfiable, then $\{\mathbb{R}_1, \dots, \mathbb{R}_m\}$ contains $\{\mathbb{R}_1, \dots, \mathbb{R}_n\}$.

Proof: The proof is by contradiction. Assume $\mathbb{R}_n \notin \{\mathbb{R}_1, \dots, \mathbb{R}_m\}$, IA_n is its corresponding set of configuration letters, and $c_n \in IA_n$.

We can construct an assignment A such that $A(c) \equiv c_n$. Thus, we have $\{\mathbb{R}(c, X, Y) \land A(c) \equiv c_n\} \equiv \mathbb{R}_n(X, Y)$, i.e., we can change \mathbb{R} and \mathbb{R}' shown in Fig. 3 to \mathbb{R}_n with A.

As $\mathbb{R}_n \notin \{\mathbb{R}_1, \dots, \mathbb{R}_m\}$, there must be an assignment A', such that when we assign A'(X) to X and A'(X') to X', we can make both $\bigwedge_{i=1}^m Y_i \equiv Y_i'$ and $Y \neq Y'$ hold.

Therefore, by combining A and A', (9) becomes satisfied. This contradiction concludes the proof.

On the other hand, if (9) is satisfiable, we need to prove the following theorem.

Theorem 2: If (9) is satisfiable, then there must be at least one decoder that has not been discovered.

Proof: The proof is by contradiction. Assume that all decoders have already been discovered, i.e., $\{\mathbb{R}_1, \dots, \mathbb{R}_m\}$ contains $\{\mathbb{R}_1, \dots, \mathbb{R}_n\}$. Thus, for any assignment A that makes the first three lines of (9) satisfied, we have

$$Y = \bigvee_{i=1}^{m} \{ IA_i(c) \land Y_i \} = \bigvee_{i=1}^{m} \{ IA_i(c) \land Y_i' \} = Y'.$$
 (10)

Thus, the last line of (9) will never be satisfied. Therefore, (9) is unsatisfiable. This contradiction concludes the proof. ■

With the satisfying assignment A, \mathbb{R}_{m+1} defined below is a newly discovered decoder's Boolean relation

$$\mathbb{R}_{m+1} \stackrel{\text{def}}{=} \mathbb{R}(c, X, Y) \wedge c \equiv A(c). \tag{11}$$

Algorithm 2 DiscoveringDecoders

- 1: while (9) is satisfiable do
- 2: Insert \mathbb{R}_{m+1} of (11) into $\{\mathbb{R}_1, \ldots, \mathbb{R}_m\}$
- 3. end while
- 4: The set of decoders' Boolean relations is $\{\mathbb{R}_1, \ldots, \mathbb{R}_m\}$

Theorem 3 proves that \mathbb{R}_{m+1} has not been discovered before. Theorem 3: $\mathbb{R}_{m+1} \notin \{\mathbb{R}_1, \dots, \mathbb{R}_m\}$.

Proof: The proof is by contradiction. Assume that there is 0 < i < m such that $\mathbb{R}_i \equiv \mathbb{R}_{m+1}$.

As \mathbb{R}_i can uniquely determine Y from X, while \mathbb{R} can uniquely determine Y from X as well as c, and $\mathbb{R}_{m+1} \equiv \mathbb{R}_i$, it is obvious that we can make $Y \equiv Y_i$ by forcing c to be A(c) in (11). Similarly, we have $Y_i' \equiv Y'$.

According to line 5 of (9), we have $Y \equiv Y_i \equiv Y_i' \equiv Y'$. This is in contradiction with $Y \neq Y'$ in the last line of (9), which concludes the proof.

Based on these discussions, the following Algorithm 2 describes how to discover the Boolean relations of all decoders.

The loop in Algorithm 2 monotonically increases the size of $\{\mathbb{R}_1, \dots, \mathbb{R}_m\}$. As the number of decoders that compute Y from X is finite, Algorithm 2 will eventually halt.

B. Characterizing $\{IA_1, \ldots, IA_m\}$

Assume $\{\mathbb{R}_1, \dots, \mathbb{R}_m\}$ is the set of all decoders' Boolean relations discovered by Algorithm 2. To help the user select the correct decoder, we need to characterize their precondition formulas $\{IA_1, \dots, IA_m\}$. According to Fig. 3, the relation between Y and all Y_i can be written as

$$Y = \bigvee_{i=1}^{m} \{ IA_i(c) \wedge Y_i \}. \tag{12}$$

Assume Y and all Y_i are vectors of the same length v, whose jth bit are y^j and y_i^j , respectively. Therefore, we can rewrite (12) by splitting it into bits, and the relation between the jth bits of Y and all Y_i can be written as

$$y^{j} = \bigvee_{i=1}^{m} \{ IA_{i}^{j}(c) \wedge y_{i}^{j} \}.$$
 (13)

According to Lee *et al.* [5], it is obvious that (13) represents a functional dependency problem. We can characterize $IA_i^j(c)$ with the functional dependency algorithm proposed by Lee *et al.* [5] with the following two formulas:

$$\phi_{A} \stackrel{\text{def}}{=} \left\{ \begin{array}{c} \mathbb{R}(c, X, Y) \wedge \bigwedge_{i=1}^{m} \mathbb{R}_{i(X, Y_{i})} \\ \wedge \qquad \qquad y^{j} \equiv 1 \end{array} \right\}$$

$$\phi_{B} \stackrel{\text{def}}{=} \left\{ \begin{array}{c} \mathbb{R}'(c, X', Y') \wedge \bigwedge_{i=1}^{m} \mathbb{R}'_{i}(X', Y'_{i}) \\ \wedge \qquad \qquad \bigwedge_{i=1}^{m} y_{i}^{j} \equiv y_{i}^{'j} \\ \wedge \qquad \qquad y^{'j} \equiv 0 \end{array} \right\}.$$

$$(14)$$

It is obvious that $\phi_A \wedge \phi_B$ is very similar to (9), except that only the *j*th bits are constrained to be the same, and the y^j and y'^j are constrained to be different constants.

Therefore, $\phi_A \wedge \phi_B$ is unsatisfiable. The support set of its interpolant $ITP: C \times \mathbb{B}^m \to \mathbb{B}$ is $\{c, y_1^j, \dots, y_m^j\}$. According to (13), ITP is the overapproximation of $\bigvee_{i=1}^m \{IA_i^j(c) \wedge y_i^j\}$. Thus,

TABLE I INFORMATION ON BENCHMARKS

	XGXS	XFI	Scrambler	PCIE	T2 Ethernet
#Line of verilog	214	466	24	1139	1073
#Regs	15	135	58	22	48
Data path width	8	64	66	10	10
#Config pin	3	120	1	16	26

an overapproximation of $IA_i^j(c)$ can be obtained by setting y_i^j to 1, and all other y_k^j to 0 as follows:

$$ITP \wedge \bigwedge_{k \neq i} y_k^j \equiv 0 \wedge y_i^j \equiv 1.$$
 (15)

As $\phi_A \wedge \phi_B$ is unsatisfiable, this overapproximation of $IA_i^j(c)$ can make $y^j \equiv 1$. Therefore, we can take it as $IA_i^j(c)$. Thus, $IA_i(c)$ can be defined as

$$IA_i(c) = \bigwedge_{i=0}^{v-1} IA_i^j(c).$$
 (16)

In Section V-C, we will show that by inspecting these IA_i , the user can easily select the correct decoder.

V. EXPERIMENTAL RESULTS

We have implemented this algorithm and solved the generated SAT instances with Minisat [6]. All experiments have been run on a PC with a 2.4 GHz Intel Core 2 Q6600 processor, 8 GB memory, and Ubuntu 10.04 Linux.

Table I shows information on the following benchmarks: the XGXS and XFI encoders compliant to clause 48 and 49 of IEEE-802.3ae 2002 standard [4], a 66-bit scrambler used to ensure that a data sequence has sufficient 0-1 transitions, a PCI-E physical coding module [3], and the Ethernet module of Sun's OpenSparc T2 processor.

A. Comparing the Results With Previous Work

Table II compares the halting algorithm proposed in [10] and this paper's approach. The algorithm in [10] needs a manually specified assertion, while our approach does not.

The second row of Table II shows the runtime of the halting algorithm proposed in [10], which checks whether the decoders exist, and the third row shows the value of d, p, and l discovered by that algorithm.

Our algorithm includes three steps: inferring assertions, discovering decoders, and inferring preconditions. Their runtimes are shown in the fourth to the sixth rows of Table II. The seventh row shows the value of the discovered d, p, and l.

By comparing the second and the fourth rows, it is obvious that our approach is much slower than that of [10], which is caused by the much more complicated procedure *InferCoveringFormula*. The fifth and sixth rows indicate that the runtimes of the second and third steps are relatively small than the first step.

The third and the seventh rows indicate that there are some minor differences in those parameter values, which is

TABLE II EXPERIMENTAL RESULTS

		XGXS	XFI	Scrambler	PCIE	T2 Ethernet
[10]	Runtime (s)	0.07	17.84	2.70	0.47	30.59
	d, p, l	1, 2, 1	0, 3, 2	0, 2, 2	2, 2, 1	4, 2, 1
	Runtime 1	4.53	264.19	13.03	10.39	426.12
This	Runtime 2	0.11	12.11	1.26	0.27	3.07
paper	Runtime 3	0.13	13.69	1.49	0.23	2.86
	d, p, l	1, 5, 1	0, 5, 2	0, 5, 2	2, 5, 1	4, 5, 1

caused by the difference between the embedded assertions and inferred assertions. The latter contain much more configuration letters than the former.

B. Inferred Assertions

For XGXS: ((!bad code))

For XFI: ((RESET&!TEST MODE) | (!RESET&DATA

VALID&!TEST MODE))

For scrambler: True

For PCI-E: ((CNTL RESETN PO&!TXELECIDLE&

!CNTL_Loopback_P0&CNTL_TXEnable_P0)) For T2 Ethernet: ((tx enc conf sel[1]&tx enc conf sel[3]&!txd sel[1]&!txd sel[0]&! jit ter_study_pci[0]&!jitter_study_pci [1] &!re set_tx) | (tx_enc_conf_sel[1]&! tx enc conf sel[3]&!txd sel[1]&!txd _sel[0]&!jitter_stu dy_pci[0]&!jitter _study_pci[1]&!reset_tx&tx_enc_conf sel[0]&tx enc conf sel[2]&link up loc) | (tx enc conf sel[1]&!tx enc conf sel[3]&!txd sel[1]&!txd sel[0]&!jitter _st udy_pci[0]&!jitter_study_pci[1]&! reset_tx& tx_enc_conf_sel[0]&!tx_enc_ conf sel[2]) | (tx enc conf sel[1]&!tx enc conf sel[3]& !txd sel[1]&!txd sel[0]&!jitter_study_pci[0] &!jitter study pci[1]&!reset tx&!tx enc conf _sel[0]&link_up_loc)|(!tx_enc_conf_sel sel[0]&!jitter_study_pci[0]&!jitter_study pci [1]&!reset tx&tx enc conf sel[2]) | (!tx_enc _conf_sel[1]&tx_enc_conf_sel [3]&!txd_sel[1] &!txd_sel[0]&!jitter_ study _pci[0]&!jitter_study_pci[1]&! reset tx &!tx_enc_conf_sel[2]&li nk_ up_loc) | (!tx_ enc_conf_sel[1]&!tx_ enc con f sel [3] &!txd sel[1]&!txd sel [0]&!jitter_stu dy_pci[0]&!jitter_study_ pci[1]&!reset tx& link up loc))

For T2 Ethernet with complex assertion, it is very important to use the algorithms in Section IV to chose the decoder.

C. Dealing With Multiple Decoders

For the two decoders of the scrambler, their corresponding precondition formulas are reset and !reset. By inspecting the Verilog source code of the scrambler, we found that the reset is used to reset the scrambler when it is *True*. Thus, the scrambler will work in normal mode when reset is False. Therefore, the second decoder is the correct one.

For the two decoders of the most complex XFI encoder [4], their corresponding precondition formulas are !TEST MODE&RESET and !TEST MODE &!RESET& DATA_VALID. The only differences between them are the values of RESET and DATA VALID. By inspecting the Verilog source code of XFI, we found that the *RESET* is used to reset the XFI encoder when it is *True*, and *DATA VALID* means that the input data is valid when it is *True*. Thus, the XFI encoder will work in normal mode when RESET is False and DATA VALID is True. Therefore, the second decoder is the correct one.

VI. RELATED WORKS

Complementary synthesis was first proposed in [1]. Shen et al. [9] and Liu et al. [11] improved its runtime with unsatisfiable core extraction and Craig interpolation, respectively. Shen et al. [10] and Liu et al. [11] proposed halting algorithms to determine the existence of the decoders by detecting loops.

Avnit et al. [12] automatically generated a translator between two communication protocols, by computing a greatest fixed point for the update function of the buffer's control states.

VII. CONCLUSION

This paper proposed a fully automatic approach to infer assertion for complementary synthesis and generate all decoders. Experimental results indicated that our approach can significantly reduce the human effort in specifying assertion.

REFERENCES

- [1] S. Shen, J. Zhang, Y. Qin, and S. Li, "Synthesizing complementary circuits automatically," in Proc. ICCAD, Nov. 2009, pp. 381-388.
- S. Shen, Y. Qin, J. Zhang, and S. Li, "Inferring assertion for complementary synthesis," in Proc. ICCAD, Nov. 2011, pp. 404-411.
- [3] PCI Express Base Specification Revision 1.0 [Online]. Available: http: //www.pcisig.com
- [4] IEEE Standard for Information Technology Telecommunications and Information Exchange Between Systems Local and Metropolitan Area Networks Specific Requirements Part 3: Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Access Method and Physical Layer Specifications Amendment: Media Access Control (MAC) Parameters, Physical Layers, and Management Parameters for 10 Gb/s Operation, IEEE Std. 802.3, 2002.
- [5] C.-C. Lee, J.-H. R. Jiang, C.-Y. Huang, and A. Mishchenko, "Scalable exploration of functional dependency by interpolation and incremental SAT solving," in *Proc. ICCAD*, Nov. 2007, pp. 227–233.
- [6] N. Eén and N. Sörensson, "An extensible SAT-solver," in Proc. SAT, May 2003, pp. 502-518.
- [7] M. K. Ganai, A. Gupta, and P. Ashar, "Efficient SAT-based unbounded symbolic model checking using circuit cofactoring," in Proc. ICCAD, Nov. 2004, pp. 510-517.
- [8] K. L. McMillan, "Interpolation and SAT-based model checking," in Proc. CAV, Jul. 2003, pp. 1-13.
- [9] S. Shen, Y. Qin, K. Wang, L. Xiao, J. Zhang, and S. Li, "Synthesizing complementary circuits automatically," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 29, no. 8, pp. 1191-1202, Aug. 2010.
- [10] S. Shen, Y. Qin, L. Xiao, K. Wang, J. Zhang, and S. Li, "A halting algorithm to determine the existence of the decoder," IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol. 30, no. 10, pp. 1556-1563, Oct. 2011.
- [11] S. Liu, Y. Chou, C. Lin, and J. Jiang, "Towards completely automatic decoder synthesis," in Proc. ICCAD, Nov. 2011, pp. 389-395.
- [12] K. Avnit, V. D'Silva, A. Sowmya, S. Ramesh, and S. Parameswaran, "A formal approach to the protocol converter problem," in Proc. DATE, Mar. 2008, pp. 294-299.