Complementary Synthesis for Encoders with Pipeline and Flow Control Mechanism

Abstract. Assuming that the encoder's input can be uniquely determined by its output, complementary synthesis automatically generates its decoder that recovers the encoder's inputs from its output. But the widely employed flow control mechanism fails this assumption, and most encoders also include pipeline stages to improve timing.

Thus, this paper proposes the first complementary synthesis algorithm that can handle encoders with flow control mechanism and pipeline. First, it infers the flow control predicate on inputs with existing algorithm. Second, it finds out the pipeline stages in the encoder by enforcing the inferred flow control predicate. Finally, the decoder's Boolean functions that recover each pipeline stage and input are characterized with Craig interpolant.

Experimental results indicate that this algorithm can always correctly generate pipelined decoders with flow control mechanism.

Keywords: Complementary Synthesis, Flow Control Mechanism, Pipeline

1 Introduction

One of the most difficult jobs in designing communication and multimedia chips is to design and verify complex encoder and decoder pairs. The encoder maps its input variables $\vec{i}$ to its output variables $\vec{o}$, while the decoder recovers $\vec{i}$ from $\vec{o}$. Complementary synthesis [16, 15, 14, 9, 10, 19] eases this job by automatically generating a decoder from an encoder, with the assumption that $\vec{i}$ can always be uniquely determined by a bounded sequence of $\vec{o}$.

However, the flow control mechanism [1] in many encoders fails this assumption. As shown in Figure 1a), this mechanism prevents faster transmitter from overwhelming slower receiver by transmitting idle symbols I when the receiver can not keep up with the transmitter. As shown in Figure 1b), the idle symbol I can only uniquely determine a small subset of inputs $\vec{i}$, which is called flow control vector $\vec{f}$. While the normally encoded data symbols D_i can uniquely determine all inputs, including both $\vec{f}$ and data vector $\vec{d}$.

Qin et al. [13] handle such encoders by first finding out all inputs $i \in \vec{f}$ that can by uniquely determined by $\vec{o}$, and then inferring a flow control predicate $valid(\vec{f})$ that can make $\vec{d}$ to be uniquely determined by $\vec{o}$.

At the same time, as shown in Figure 2, many encoders contain pipeline stages $\vec{stg}^j$ to cut their datapath into multiple segments C^j, such that the encoder can run in higher frequency. Just like $\vec{i}$, each pipeline stage $\vec{stg}^j$ can also be partitioned into flow control vector $\vec{f^j}$ and data vector $\vec{d^j}$.



a) The faster transmitter and slower receiver connected by the encoder and decoder

b) The mapping table of the encoder with flow control mechanism that maps d and f to o

Fig. 1. Encoder with flow control mechanism

But the decoder generated by Qin et al. [13] doesn't include pipeline stages, which make it much slower than its corresponding encoder. To overcome this problem, this paper proposes a novel algorithm to generate pipelined decoders for flow controlled encoder. It first applies Qin et al. [13]'s algorithm to find out $\vec{f}$ and infers $valid(\vec{f})$. It then finds out all $\vec{d}^j$ and $\vec{f}^j$ in each pipeline stage $\vec{stg}^j$ respectively with and without enforcing $valid(\vec{f})$. It finally characterize the Boolean functions that recover each $\vec{stg}^j$ and $\vec{i}$ with Jiang et al. [8]'s algorithm.

Experimental result indicates that the proposed algorithm can always correctly generate pipelined decoder with flow control mechanism.

The remainder of this paper is organized as follows. Section 2 introduces the background material; Section 3 introduces the overall framework of our algorithm. Section 4 finds out $\vec{f}^j$ and $\vec{d}^j$ in each pipeline stages $\vec{stg}^j$, while Section 5 characterize the decoder's Boolean functions that recover each pipeline stage $\vec{stg}^j$ and the input vector $\vec{i}$. Sections 6 and 7 present the experimental results and related works; Finally, Section 8 sums up the conclusion.

2 Preliminaries

2.1 Propositional satisfiability

The Boolean value set is denoted as $\mathbb{B} = \{0, 1\}$. A vector of variables is represented as $\vec{v} = (v, \dots)$. The number of variables in $\vec{v}$ is denoted as $|\vec{v}|$. If a



Fig. 2. Encoder with pipeline and flow control mechanism

variable v is a member of $\vec{v}$, then we say $v \in \vec{v}$; otherwise we say $v \notin \vec{v}$. For a variable v and a vector $\vec{v}$, if $v \notin \vec{v}$, then the new vector that contains both v and all members of $\vec{v}$ is denoted as $v \cup \vec{v}$. If $v \in \vec{v}$, then the new vector that contains all members of $\vec{v}$ except v, is denoted as $\vec{v} - v$. For the two vectors $\vec{a}$ and $\vec{b}$, the new vector with all members of $\vec{a}$ and $\vec{b}$ is denoted as $\vec{a} \cup \vec{b}$.

The propositional satisfiability problem (SAT) for a Boolean formula F over a variable set V is to find a satisfying assignment $A : V \to \mathbb{B}$, so that F can be evaluated to 1. If A exists, then F is satisfiable; otherwise, it is unsatisfiable.

Given two Boolean formulas ϕ_A and ϕ_B, with $\phi_A \wedge \phi_B$ unsatisfiable, there exists a formula ϕ_I referring only to the common variables of ϕ_A and ϕ_B such that $\phi_A \Rightarrow \phi_I$ and $\phi_I \wedge \phi_B$ is unsatisfiable. We call ϕ_I the **interpolant** [2] of ϕ_A with respect to ϕ_B and use McMillan's algorithm [11] to generate it.

2.2 Finite state machine

The encoder is modeled by a finite state machine(FSM) $M = (\vec{s}, \vec{i}, \vec{o}, T)$, consisting of a state variable vector $\vec{s}$, an input variable vector $\vec{i}$, an output variable vector $\vec{o}$, and a transition function $T : \vec{s} \times \vec{i} \to \vec{s} \times \vec{o}$ that computes the next state and output variable vector from the current state and input variable vector.

The behavior of FSM M can be reasoned by unrolling transition function. The state variable $s \in \vec{s}$, input variable $i \in \vec{i}$ and output variable $o \in \vec{o}$ at the n-th step are respectively denoted as s_n, i_n and o_n. Furthermore, the state, the input and the output variable vectors at the n-th step are respectively denoted as $\vec{s}_n$, $\vec{i}_n$ and $\vec{o}_n$. A **path** is a state sequence $< \vec{s}_n, \ldots, \vec{s}_m >$ with $\exists \vec{i}_j \vec{o}_j (\vec{s}_{j+1}, \vec{o}_j) \equiv T(\vec{s}_j, \vec{i}_j)$ for all $n \leq j < m$. A **loop** is a path $< \vec{s}_n, \ldots, \vec{s}_m >$ with $\vec{s}_n \equiv \vec{s}_m$.

2.3 The algorithm to find out flow control vector $\vec{f}$

Qin et al. [13] proposed a halting algorithm to find out $\vec{f}$ by iteratively calling a sound and a complete approaches until they converge.

The sound approach As shown in Figure 3a), on the unrolled transition functions, an input variable $i \in \vec{i}$ can be uniquely determined, if there exist three integers p, l and r, such that for any particular valuation of the output sequence $< \vec{o}_p, \ldots, \vec{o}_{p+l+r} >$, i_{p+l} cannot be 0 and 1 at the same time. This is equal to the unsatisfiability of $F_{PC}(p, l, r)$ in Equation (1). Line 1 corresponds to the path in Figure 3a), while Line 2 is a copy of it. Line 3 forces these two paths' output sequences to be the same, while Line 4 forces their i_{p+l} to be different. This approach is sound because when (1) is unsatisfiable, i is definitely a member of $\vec{f}$.

$$F_{PC}(p,l,r) := \left\{ \begin{array}{cc} & \bigwedge_{m=0}^{p+l+r} \{(\vec{s}_{m+1}, \vec{o}_m) \equiv T(\vec{s}_m, \vec{i}_m)\} \\ \wedge & \bigwedge_{m=0}^{p+l+r} \{(\vec{s'}_{m+1}, \vec{o'}_m) \equiv T(\vec{s'}_m, \vec{i'}_m)\} \\ \wedge & \bigwedge_{m=p}^{p+l+r} \vec{o}_m \equiv \vec{o'}_m \\ \wedge & i_{p+l} \equiv 1 \wedge i'_{p+l} \equiv 0 \end{array} \right\} \quad (1)$$



Fig. 3. The sound and complete approximative approaches

The complete approach For $F_{PC}(p,l,r)$ presented above, there are two possibilities: **(1)**. i_{p+l} can be uniquely determined by $< \vec{o}_p, \ldots, \vec{o}_{p+l+r} >$ for some p, l and r; or **(2)**. i_{p+l} can't be uniquely determined for any p, l and r.

For the 1st case, by iteratively increasing p, l and r, $F_{PC}(p,l,r)$ will eventually become unsatisfiable. But for the 2nd case, this method will never terminate. So, to obtain a halting algorithm, we need the approach shown in Figure 3b) to check the 2nd case, which is similar to Figure 3a) but with three additional constraints used to detect loops on the three state sequences $< \vec{s}_0, \ldots, \vec{s}_p >$, $< \vec{s}_{p+1}, \ldots, \vec{s}_{p+l} >$ and $< \vec{s}_{p+l+1}, \ldots, \vec{s}_{p+l+r} >$. It is formally defined in Equation (2) with the last three lines corresponding to the three new constraints. It is a complete approach because if it is satisfiable, then by unrolling these three loops, we can prove the 2nd case and be sure that $i \notin \vec{f}$.

$$F_{LN}(p,l,r) := \left\{ \begin{array}{c} F_{PC}(p,l,r) \\ \wedge \quad \bigvee_{x=0}^{p-1} \bigvee_{y=x+1}^{p} \{\vec{s}_x \equiv \vec{s}_y \wedge \vec{s'}_x \equiv \vec{s'}_y\} \\ \wedge \quad \bigvee_{x=p+1}^{p+l-1} \bigvee_{y=x+1}^{p+l} \{\vec{s}_x \equiv \vec{s}_y \wedge \vec{s'}_x \equiv \vec{s'}_y\} \\ \wedge \bigvee_{x=p+l+1}^{p+l+r-1} \bigvee_{y=x+1}^{p+l+r} \{\vec{s}_x \equiv \vec{s}_y \wedge \vec{s'}_x \equiv \vec{s'}_y\} \end{array} \right\} \tag{2}$$

Identifying flow control vector $\vec{f}$ with Algorithm 1 At Line 6, the input i that can be uniquely determined will be moved to vector $\vec{f}$. If $F_{LN}(p,l,r)$ is satisfiable at Line 7, the input i that can NOT be uniquely determined will be moved to vector $\vec{d}$. Please refer to [13] for its termination and correctness proof.

2.4 Inferring $valid(\vec{f})$ that enables $\vec{d}$ to be uniquely determined

This is also proposed by Qin et al. [13]. It first introduces Algorithm 2 to characterize a function that makes a Boolean formula satisfiable. And then as shown in Figure 4, Algorithm 2 is used to characterize $\neg FSAT_{PC}(p,l,r)$, a monotonically growing under-approximation of $valid(\vec{f})$, and $\neg FSAT_{LN}(p,l,r)$, a monotonically shrinking over-approximation of $valid(\vec{f})$. And finally we show that these two approximations will eventually converge to $valid(\vec{f})$.

Algorithm 1: Identifying the flow control vector $\vec{f}$

Input: The input variable vector $\vec{i}$.
Output: $\vec{f} \subset \vec{i}$, and the maximal p, l and r reached in this searching.

```
1 f⃗ := {};d⃗ := {};p := 0 ; l := 0 ; r := 0 ;
2 while i⃗ ≠ {} do
3     assume i ∈ i⃗;
4     p++;  l++;  r++;
5     if F_PC(p, l, r) is unsatisfiable for i then
6         f⃗ := i ∪ f⃗ ;  i⃗ := i⃗ − i;
7     else if F_LN(p, l, r) is satisfiable for i then
8         d⃗ := i ∪ d⃗ ;  i⃗ := i⃗ − i
9 return (f⃗, p, l, r)
```

Algorithm 2: $CharacterizingFormulaSAT(R, \vec{a}, \vec{b}, t)$

Input: The Boolean formula $R(\vec{a}, \vec{b}, t)$.
Output: $FSAT_R(\vec{a})$ that makes $R(\vec{a}, \vec{b}, 1)$ satisfiable.

```
1 FSAT_R(a⃗) := 0 ;
2 while R(a⃗, b⃗, 1) ∧ ¬FSAT_R(a⃗) is satisfiable do
3     assume A : a⃗ ∪ b⃗ ∪ {t} → {0, 1} is the satisfying assignment ;
4     φ_A(a⃗) := R(a⃗, A(b⃗), 1) ;
5     φ_B(a⃗) := R(a⃗, A(b⃗), 0) ;
6     assume ITP(a⃗) is the Craig interpolant of φ_A with respect to φ_B ;
7     FSAT_R(a⃗) := ITP(a⃗) ∨ FSAT_R(a⃗) ;
8 return FSAT_R(a⃗)
```

Characterizing a function that makes a Boolean formula satisfiable For a particular Boolean relation $R(\vec{a}, \vec{b}, t)$, with $R(\vec{a}, \vec{b}, 0) \wedge R(\vec{a}, \vec{b}, 1)$ unsatisfiable. Algorithm 2 characterize a Boolean function $FSAT_R(\vec{a})$ that covers and only covers all the valuations of $\vec{a}$ that can make $R(\vec{a}, \vec{b}, 1)$ satisfiable. Line 2 finds out new valuation of $\vec{a}$ that can make $R(\vec{a}, \vec{b}, 1)$ satisfiable, but hasn't been covered by $FSAT_R(\vec{a})$. Lines 4, 5 and 6 enlarge this valuation to an interpolant $ITP(\vec{a})$ with McMillan's algorithm [11]. Line 7 adds $ITP(\vec{a})$ to $FSAT_R(\vec{a})$.

Computing monotonically growing under-approximation of $\boldsymbol{valid(\vec{f})}$ By replacing i in Equation (1) with $\vec{d}$ inferred in Algorithm 1, we have:

$$F^d_{PC}(p,l,r) := \left\{ \begin{array}{c} \bigwedge_{m=0}^{p+l+r} \{(\vec{s}_{m+1}, \vec{o}_m) \equiv T(\vec{s}_m, \vec{i}_m)\} \\ \wedge \bigwedge_{m=0}^{p+l+r} \{(\vec{s'}_{m+1}, \vec{o'}_m) \equiv T(\vec{s'}_m, \vec{i'}_m)\} \\ \wedge \quad \bigwedge_{m=p}^{p+l+r} \vec{o}_m \equiv \vec{o'}_m \\ \wedge \quad \vec{d}_{p+l} \neq \vec{d'}_{p+l} \end{array} \right\} \tag{3}$$

If $F^d_{PC}(p,l,r)$ is satisfiable, then $\vec{d}_{p+l}$ can't be uniquely determined by $< \vec{o}_p, \ldots, \vec{o}_{p+l+r} >$. We define $T_{PC}(p,l,r)$ by collecting the 3rd line of (3):

$$T_{PC}(p,l,r) := \left\{ \bigwedge_{m=p}^{p+l+r} \vec{o}_m \equiv \vec{o'}_m \right\} \tag{4}$$

By substituting $T_{PC}(p,l,r)$ back into $F^d_{PC}(p,l,r)$, we have a new formula:

$$F'^d_{PC}(p,l,r,t) := \left\{ \begin{array}{cc} \bigwedge_{m=0}^{p+l+r} \{(\vec{s}_{m+1}, \vec{o}_m) \equiv T(\vec{s}_m, \vec{i}_m)\} \\ \wedge \bigwedge_{m=0}^{p+l+r} \{(\vec{s'}_{m+1}, \vec{o'}_m) \equiv T(\vec{s'}_m, \vec{i'}_m)\} \\ \wedge \quad t \equiv T_{PC}(p,l,r) \\ \wedge \quad \vec{d}_{p+l} \neq \vec{d'}_{p+l} \end{array} \right\} \tag{5}$$

Obviously $F^d_{PC}(p,l,r)$ and $F'^d_{PC}(p,l,r,1)$ are equivalent. We further define:

$$\vec{a} := \vec{f}_{p+l} \tag{6}$$

$$\vec{b} := \vec{d}_{p+l} \cup \vec{d'}_{p+l} \cup \vec{s}_0 \cup \vec{s'}_0 \cup \bigcup_{0 \leq x \leq p+l+r, x \neq (p+l)} (\vec{i}_x \cup \vec{i'}_x) \tag{7}$$

Thus, $\vec{a} \cup \vec{b}$ is the vector that contains all the input variable vectors $< \vec{i}_0, \ldots, \vec{i}_{p+l+r} >$ and $< \vec{i'}_0, \ldots, \vec{i'}_{p+l+r} >$ at all steps for the two sequences of unrolled transition function. It also contains the two initial states $\vec{s}_0$ and $\vec{s'}_0$. So $\vec{a}$ and $\vec{b}$ can uniquely determine the value of t in $F'^d_{PC}(p,l,r,t)$, which means $R(\vec{a},\vec{b},1) \wedge R(\vec{a},\vec{b},0)$ is unsatisfiable. Thus, for a particular combination of p, l and r, the Boolean function over $\vec{f}_{p+l}$ that makes $F'^d_{PC}(p,l,r,1)$ satisfiable can be computed by calling Algorithm 2 with $F'^d_{PC}(p,l,r,t)$, $\vec{a}$ and $\vec{b}$ defined above:

$$FSAT_{PC}(p,l,r) := CharacterizingFormulaSAT(F'^d_{PC}(p,l,r,t), \vec{a}, \vec{b}, t) \tag{8}$$

As shown in Figure 4, $\neg FSAT_{PC}(p,l,r)$ is an under-approximation of $valid(\vec{f})$ monotonically growing with respect to p, l and r.



Fig. 4. The monotonicity of $FSAT_{PC}(p,l,r)$ and $FSAT_{LN}(p,l,r)$

Algorithm 3: Inferring $valid(\vec{f}_{p+l})$

```
p:= 0; l:= 0; r:= 0 ;
while ¬FSAT_LN(p,l,r) ∧ FSAT_PC(p,l,r) is satisfiable do
    p ++ ; l ++ ; r ++ ;
return ¬FSAT_LN(p,l,r)
```

Computing monotonically shrinking over-approximation of $valid(\vec{f})$ Similarly, we can define :

$$T_{LN}(p,l,r) := \left\{ \begin{array}{c} \bigwedge_{m=p}^{p+l+r} \vec{o}_m \equiv \vec{o'}_m \\ \wedge \quad \bigvee_{x=0}^{p-1} \bigvee_{y=x+1}^{p} \{\vec{s}_x \equiv \vec{s}_y \wedge \vec{s'}_x \equiv \vec{s'}_y\} \\ \wedge \quad \bigvee_{x=p+1}^{p+l-1} \bigvee_{y=x+1}^{p+l} \{\vec{s}_x \equiv \vec{s}_y \wedge \vec{s'}_x \equiv \vec{s'}_y\} \\ \wedge \bigvee_{x=p+l+1}^{p+l+r-1} \bigvee_{y=x+1}^{p+l+r} \{\vec{s}_x \equiv \vec{s}_y \wedge \vec{s'}_x \equiv \vec{s'}_y\} \end{array} \right\} \tag{9}$$

$$F'^{d}_{LN}(p,l,r,t) := \left\{ \begin{array}{c} \bigwedge_{m=0}^{p+l+r} \{(\vec{s}_{m+1}, \vec{o}_m) \equiv T(\vec{s}_m, \vec{i}_m)\} \\ \wedge \bigwedge_{m=0}^{p+l+r} \{(\vec{s'}_{m+1}, \vec{o'}_m) \equiv T(\vec{s'}_m, \vec{i'}_m)\} \\ \wedge \quad t \equiv T_{LN}(p,l,r) \\ \wedge \quad \vec{d}_{p+l} \neq \vec{d'}_{p+l} \end{array} \right\} \tag{10}$$

$$FSAT_{LN}(p,l,r) := CharacterizingFormulaSAT(F'^{d}_{LN}(p,l,r,t), \vec{a}, \vec{b}, t) \tag{11}$$

As shown in Figure 4, $\neg FSAT_{LN}(p,l,r)$ is an over-approximation of $valid(\vec{f})$ monotonically shrinking with respect to p, l and r.

Inferring $valid(\vec{f})$ with Algorithm 3 It just iteratively increases the value of p, l and r, until $FSAT_{PC}(p,l,r)$ and $FSAT_{LN}(p,l,r)$ converge. Please refer to [13] for the proofs of its termination and correctness.

3 Algorithm Framework

3.1 A general model for the encoder

As shown in Figure 5, we assume that the encoder has n pipeline stages $\vec{stg}^{\,j}$, where $0 \leq j \leq n-1$. And each pipeline stage $\vec{stg}^{\,j}$ can be further partitioned into flow control vector $\vec{f}^{j}$ and data vector $\vec{d}^{j}$. The input vector $\vec{i}$, as in [13], can also be partitioned into flow control vector $\vec{f}$ and data vector $\vec{d}$. If we take the combinational logic block C^j as a function, then this encoder can be represented by the following equations.

$$\begin{array}{rl} \vec{stg}^{\,0} := & C^0(\vec{i}) \\ \vec{stg}^{\,j} := & C^j(\vec{stg}^{\,j-1}) \;\; 1 \leq j \leq n-1 \\ \vec{o} \;\; := & C^n(\vec{stg}^{\,n-1}) \end{array} \tag{12}$$

Algorithm 4: Minimizing r

```
1 for r' := r → 0 do
2     if r' ≡ 0 or F_PC(p, l, r' − 1) ∧ valid(f⃗_{p+l}) is satisfiable for some i ∈ i⃗ then
3         break
4 return r'
```

In the remainder of this paper, superscript always means the pipeline stage, while the subscript, as mentioned in Subsection 2.2, always means the step index in the unrolled transition function. For example, $\vec{stg}^{\,j}$ is the j-th pipeline stage. While $\vec{stg}_i^{\,j}$ is the value of this j-th pipeline stage at the i-th step in the unrolled state transition sequence.

3.2 Algorithm framework

With the encoder model shown in Figure 5, our overall algorithm framework is:

1. Calling Algorithm 1 to partition $\vec{i}$ into $\vec{f}$ and $\vec{d}$.
2. Calling Algorithm 3 to infer $valid(\vec{f})$ that enables $\vec{d}$ to be uniquely determined with parameters p, l and r.
3. In Section 4, finding out $\vec{f}^j$ and $\vec{d}^j$ in each pipeline stage $\vec{stg}^{\,j}$.
4. In Section 5, characterizing the decoder's Boolean functions that recover each pipeline stages $\vec{stg}^{\,j}$ and input vector $\vec{i}$.

4 Inferring the encoder's pipeline structure

4.1 Minimizing r and l

As Algorithm 3 increases p, l and r simultaneously, there may be some redundancy in the value of l and r. So we need to first minimize r in Algorithm 4.

In Line 2, we enforce the inferred flow control predicate $valid(\vec{f})$ by conjugating it with $F_{PC}(p, l, r' - 1)$. When it is satisfiable, then r' is the last one that



Fig. 5. A general structure of the encoder with pipeline stages and flow control mechanism



Fig. 6. Recovering input with reduced output sequence

makes $F_{PC}(p,l,r') \wedge valid(\vec{f}_{p+l})$ unsatisfiable, we return it directly. On the other hand, when $r' \equiv 0$, $F_{PC}(p,l,0)$ must have been tested in last iteration, and the result must be unsatisfiable. In this case we return 0.

Now, we have a minimized r from Algorithm 4, which can make $\vec{i}_{p+l}$ to be uniquely determined by $< \vec{o}_p, \ldots, \vec{o}_{p+l+r} >$.

We further require that :

1. As shown in Figure 6, l can be reduced to 0, which means $\vec{i}_p$ can be uniquely determined by $< \vec{o}_p, \ldots, \vec{o}_{p+r} >$, that is, the set of future outputs.
2. The above mentioned output sequence $< \vec{o}_p, \ldots, \vec{o}_{p+r} >$ can be further reduced to $\vec{o}_{p+r}$. This means $\vec{o}_{p+r}$ is the only output vector needed to recover the input vector $\vec{i}_p$.

Checking these two requirements equals to checking the unsatisfiability of $F'_{PC}(p,r) \wedge valid(\vec{f}_{p+l})$, with $F'_{PC}(p,r)$ defined below:

$$F'_{PC}(p,r) := \left\{ \begin{array}{c} \bigwedge_{m=0}^{p+r}\{(\vec{s}_{m+1}, \vec{o}_m) \equiv T(\vec{s}_m, \vec{i}_m)\} \\ \wedge \bigwedge_{m=0}^{p+r}\{(\vec{s'}_{m+1}, \vec{o'}_m) \equiv T(\vec{s'}_m, \vec{i'}_m)\} \\ \wedge \quad \vec{o}_{p+r} \equiv \vec{o'}_{p+r} \\ \wedge \quad i_p \equiv 1 \wedge i'_p \equiv 0 \end{array} \right\} \tag{13}$$

This equation seems much stronger than the general requirement in Equation (1). But we will show in experimental results that they are always fulfilled.

4.2 Inferring pipeline stages

Now, with the inferred p and r, we need to generalize F'_{PC} in Equation (13) to the following new formula that can determine whether a particular variable v at step j can be uniquely determined by a vector $\vec{w}$ at step k. Now v and $\vec{w}$ can be either input, registers or output variables.

$$F''_{PC}(p,r,v,j,\vec{w},k) := \left\{ \begin{array}{c} \bigwedge_{m=0}^{p+r}\{(\vec{s}_{m+1},\vec{o}_m) \equiv T(\vec{s}_m,\vec{i}_m)\} \\ \wedge \bigwedge_{m=0}^{p+r}\{(\vec{s'}_{m+1},\vec{o'}_m) \equiv T(\vec{s'}_m,\vec{i'}_m)\} \\ \wedge \quad \vec{w}_k \equiv \vec{w'}_k \\ \wedge \quad v_j \equiv 1 \wedge v'_j \equiv 0 \end{array} \right\} \tag{14}$$

Obviously, when $F''_{PC}(p,r,v,j,\vec{w},k)$ is unsatisfiable, $\vec{w}_k$ can uniquely determine v_j.

For $0 \leq j \leq n-1$, in the j-th pipeline stage $\vec{stg}^{\,j}$, its flow control vector $\vec{f}^j$ is exactly the set of registers $s \in \vec{s}$ that can be uniquely determined at the $j-((n-1)-(p+r))$-th step by $\vec{o}$ at the $p+r$-th step without enforcing $valid(\vec{f}_p)$. It can be formally defined as:

$$\vec{f}^j := \left\{ s \in \vec{s} \mid \begin{array}{c} F''_{PC}(p,r,s,j-D,\vec{o},p+r) \\ is\ unsatisfiable \end{array} \right\} \tag{15}$$

with:

$$D := (n-1)-(p+r) \tag{16}$$

While the data vector $\vec{d}^j$ in the j-th pipeline stage $\vec{stg}^{\,j}$ is the set of registers $s \in \vec{s}$ that can be uniquely determined at the same $j-((n-1)-(p+r))$-th step by $\vec{o}$ at the $p+r$-th step by enforcing $valid(\vec{f}_p)$. It can be formally defined as:

$$\vec{d}^j := \left\{ s \in \vec{s} \mid \begin{array}{c} F''_{PC}(p,r,s,j-D,\vec{o},p+r) \wedge valid(\vec{f}_p) \\ is\ unsatisfiable \end{array} \right\} \tag{17}$$

5 Characterizing the Boolean functions recovering input variables and pipeline registers

5.1 Characterizing the Boolean functions recovering the last pipeline stage

According to Equation (15), every registers $s \in \vec{f}^{n-1}$ can be uniquely determined by $\vec{o}$ at the $p+r$-th step, that is, $F''_{PC}(p,r,s,p+r,\vec{o},p+r)$ is unsatisfiable and can be partitioned into :

$$\phi_A := \left\{ \begin{array}{c} \bigwedge_{m=0}^{p+r}\{(\vec{s}_{m+1},\vec{o}_m) \equiv T(\vec{s}_m,\vec{i}_m)\} \\ \wedge \quad s_{p+r} \equiv 1 \end{array} \right\} \tag{18}$$

$$\phi_B := \left\{ \begin{array}{c} \bigwedge_{m=0}^{p+r}\{(\vec{s'}_{m+1},\vec{o'}_m) \equiv T(\vec{s'}_m,\vec{i'}_m)\} \\ \wedge \quad \vec{o}_{p+r} \equiv \vec{o'}_{p+r} \\ \wedge \quad s'_{p+r} \equiv 0 \end{array} \right\} \tag{19}$$

As $F''_{PC}(p,r,s,p+r,\vec{o},p+r)$ equals to $\phi_A \wedge \phi_B$, so $\phi_A \wedge \phi_B$ is unsatisfiable. And the common variables of ϕ_A and ϕ_B is $\vec{o}_{p+r}$.

According to [8], a Craig interpolant ϕ_I of ϕ_A with respect to ϕ_B can be constructed, which refer only to $\vec{o}_{p+r}$, and covers all the valuations of $\vec{o}_{p+r}$ that can make $s_{p+r} \equiv 1$. At the same time, $\phi_I \wedge \phi_B$ is unsatisfiable, which means ϕ_I covers nothing that can make $s_{p+r} \equiv 0$.

Thus, ϕ_I can be used as the decoder's Boolean function that recovers $s \in \vec{f}^{n-1}$ from $\vec{o}$.

By replacing $F''_{PC}(p, r, s, p+r, \vec{o}, p+r)$ with $F''_{PC}(p, r, s, p+r, \vec{o}, p+r) \wedge valid(f_p)$, we can similarly characterize the Boolean function that recovers $s \in \vec{d}^{n-1}$.

5.2 Characterizing the Boolean functions recovering other pipeline stages

According to Figure 5, $\vec{f}^j$ at the $j-D$-step can be uniquely determined by $\vec{stg}^{j+1}$ at the $j-D+1$-th step. So we can partition the unsatisfiable formula $F''_{PC}(p, r, s, j-D, \vec{stg}^{j+1}, j-D+1)$ into the following two equations:

$$\phi_A := \left\{ \begin{array}{cc} & \bigwedge_{m=0}^{p+r}\{(\vec{s}_{m+1}, \vec{o}_m) \equiv T(\vec{s}_m, \vec{i}_m)\} \\ \wedge & s_{j-D} \equiv 1 \end{array} \right\} \tag{20}$$

$$\phi_B := \left\{ \begin{array}{cc} & \bigwedge_{m=0}^{p+r}\{(\vec{s'}_{m+1}, \vec{o'}_m) \equiv T(\vec{s'}_m, \vec{i'}_m)\} \\ \wedge & \vec{stg}^{j+1}_{j-D+1} \equiv \vec{stg'}^{j+1}_{j-D+1} \\ \wedge & s'_{j-D} \equiv 0 \end{array} \right\} \tag{21}$$

Again, a Craig interpolant ϕ_I of ϕ_A with respect to ϕ_B can be constructed, and used as the decoder's Boolean function that recovers $s \in \vec{f}^j$ from $\vec{stg}^{j+1}$.

Similarly, by replacing $F''_{PC}(p, r, s, j-D, \vec{stg}^{j+1}, j-D+1)$ with $F''_{PC}(p, r, s, j-D, \vec{stg}^{j+1}, j-D+1) \wedge valid(f_p)$, we can characterize the Boolean function that recovers $s \in \vec{d}^j$ from $\vec{stg}^{j+1}$.

5.3 Characterizing the Boolean functions recovering the encoder's input variables

According to Figure 5, $\vec{f}$ at the p-step can be uniquely determined by $\vec{stg}^0$ at the p-th step. $F''_{PC}(p, r, i, p, \vec{stg}^0, p)$ is unsatisfiable and can be partitioned into :

$$\phi_A := \left\{ \begin{array}{cc} & \bigwedge_{m=0}^{p+r}\{(\vec{s}_{m+1}, \vec{o}_m) \equiv T(\vec{s}_m, \vec{i}_m)\} \\ \wedge & i_p \equiv 1 \end{array} \right\} \tag{22}$$

$$\phi_B := \left\{ \begin{array}{cc} & \bigwedge_{m=0}^{p+r}\{(\vec{s'}_{m+1}, \vec{o'}_m) \equiv T(\vec{s'}_m, \vec{i'}_m)\} \\ \wedge & \vec{stg}^0_p \equiv \vec{stg'}^0_p \\ \wedge & i'_p \equiv 0 \end{array} \right\} \tag{23}$$

Again, the Craig interpolant ϕ_I of ϕ_A with respect to ϕ_B can be used as the decoder's Boolean function that recovers $i \in \vec{f}$ from $\vec{stg}^0$.

Table 1. Benchmarks and experimental results

Names	The encoders				decoder generated by [15]			decoder generated by this paper		
	# in/out	# reg	area	Description of Encoders	run time	delay (ns)	area	run time	delay (ns)	area
pcie	10/11	23	326	PCIE 2.0 [12]	0.37	7.20	624	8.08	5.89	652
xgxs	10/10	16	453	Ethernet clause 48 [7]	0.21	7.02	540	4.25	5.93	829
t2eth	14/14	49	2252	Ethernet clause 36 [7]	12.7	6.54	434	430.4	6.12	877
scrambler	64/64	58	1034	inserting 01 flipping	no pipeline stages found					
xfi	72/66	72	7772	Ethernet clause 49 [7]						

Similarly, by replacing $F''_{PC}(p, r, i, p, \vec{stg}^{\,0}, p)$ with $F''_{PC}(p, r, i, p, \vec{stg}^{\,0}, p) \wedge valid(\vec{f}_p)$, we can characterize the Boolean function that recovers $i \in \vec{d}$ from $\vec{stg}^{\,0}$.

6 Experimental results

We have implemented these algorithms in OCaml language, and solved the generated CNF formulas with MiniSat 1.14 [4]. All experiments have been run on a server with 16 Intel Xeon E5648 processors at 2.67GHz, 192GB memory, and CentOS 5.4 Linux.

6.1 Comparing timing and area

Table 1 shows the benchmarks used in this paper. The 2nd and 3rd column show respectively the number of inputs, outputs and registers of each benchmark. The 4th column shows the area of the encoder when mapped to LSI10K library with Design Compiler. In this paper, all area and delay are obtained in the same setting.

The 6th to 8th columns show respectively the run time of [15]'s algorithm to generate the decoder without pipeline, and the delay and area of the generated decoder. While the 9th to 11th columns show respectively the run time of this paper's algorithm to generate the pipelined decoder, and the delay and area of the generated decoder.

Comparing the 7th and the 10th column indicates that the decoders' delay have been significantly improved.

One thing that is a little bit surprise is, the two largest benchmarks scrambler and xfi do not have pipeline stages inside. We study their code and confirm that this is true. Their area are so large because they use much wider datapaths with 64 to 72 bits.

6.2 Inferred pipeline stages of pcie

For the benchmark pcie, there are two pipeline stages, whose flow control vector and data vector are respectively shown in Table 2.

Table 2. Inferred pipeline stages of pcie

	input	pipeline stage 0	pipeline stage 1
flow control vector	CNTL_TXEnable_P0	InputDataEnable_P0_reg	OutputData_P0_reg[9:0] OutputElecIdle_P0_reg
flow control predicate	CNTL_TXEnable_P0	InputDataEnable_P0_reg	true
data vector	TXDATA[7:0] TXDATAK	InputData_P0_reg[7:0] InputDataK_P0_reg	

One issue to be noticed that is the data vector at pipeline stage 1 is empty, while all registers in that stages are recognized as flow control vector. We inspect the encoder's source code and find that these registers are directly feed to output. So they can actually be uniquely determined by $\vec{o}$. This doesn't affect the correctness of the generated decoder, because the functionality of flow control vector never depend on the inferred flow control predicate.

6.3 Inferred pipeline stages of xgxs

For the benchmark xgxs, there are only 1 pipeline stage, whose flow control vector and data vector are respectively shown in Table 3.

6.4 Inferred pipeline stages of t2ether

For the benchmark t2ether, there are four pipeline stages shown in Table 4. The control flow predicates are fairly complex, so we list them below instead of in Table 4. The input control flow predicate f is :

$$\begin{aligned}&(tx\_enc\_ctrl\_sel[2]\ \&\ tx\_enc\_ctrl\_sel[3])|\\&(tx\_enc\_ctrl\_sel[2]\ \&\ !tx\_enc\_ctrl\_sel[3]\ \&\ !tx\_enc\_ctrl\_sel[0]\ \&\ tx\_enc\_ctrl\_sel[1])|\\&(!tx\_enc\_ctrl\_sel[2]\ \&\ tx\_enc\_ctrl\_sel[3])|\\&(!tx\_enc\_ctrl\_sel[2]\ \&\ !tx\_enc\_ctrl\_sel[3]\ \&\ tx\_enc\_ctrl\_sel[0])\end{aligned} \tag{24}$$

Table 3. Inferred pipeline stages of xgxs

	input	pipeline stage 0
flow control vector	bad_code	bad_code_reg_reg
flow control predicate	!bad_code	!bad_code_reg_reg
data vector	encode_data_in[7:0] konstant	ip_data_latch_reg[2:0] plus34_latch_reg data_out_latch_reg[5:0] konstant_latch_reg kx_latch_reg minus34b_latch_reg

Table 4. Inferred pipeline stages of t2ether

	input	pipeline stage 0	pipeline stage 1	pipeline stage 2	pipeline stage 3
flow control vector	tx_enc_ctrl_sel[3:0]	qout_reg_0_8 qout_reg_2_4 qout_reg_1_4	qout_reg_0_9 qout_reg_1_5 qout_reg_2_5 qout_reg_0_10	qout_reg[9:0]_2	qout_reg[7:1]_3 qout_reg_8_1 qout_reg_9_1 qout_reg_3_4 qout_reg_0_4 qout_reg_3_5 qout_reg_0_7 sync1_reg1 sync1_reg Q_reg1 Q_reg
data vector	txd[7:0]	qout_reg[7:0]	qout_reg[7:0]_1		

The flow control predicate $valid(\vec{f}^0)$ for the 0-th pipeline stage is :

$$\begin{array}{l}(qout\_reg\_2\_4 \ \& \ qout\_reg\_1\_4 \ \& \ !qout\_reg\_0\_8)| \\ (!qout\_reg\_2\_4 \ \& \ qout\_reg\_0\_8)\end{array} \quad (25)$$

The flow control predicate $valid(\vec{f}^1)$ for the 1-th pipeline stage is :

$$\begin{array}{l}(qout\_reg\_2\_5 \ \& \ qout\_reg\_1\_5 \ \& \ qout\_reg\_0\_10 \ \& \ !qout\_reg\_0\_9)| \\ (qout\_reg\_2\_5 \ \& \ qout\_reg\_1\_5 \ \& \ !qout\_reg\_0\_10)| \\ (qout\_reg\_2\_5 \ \& \ !qout\_reg\_1\_5 \ \& \ !qout\_reg\_0\_10)| \\ (!qout\_reg\_2\_5 \ \& \ qout\_reg\_0\_10 \ \& \ qout\_reg\_0\_9)| \\ (!qout\_reg\_2\_5 \ \& \ !qout\_reg\_0\_10)\end{array} \quad (26)$$

The flow control predicates $valid(\vec{f}^2)$ and $valid(\vec{f}^3)$ for the last two pipeline stages are all *true*.

7 RELATED PUBLICATIONS

7.1 Complementary synthesis

The first complementary synthesis algorithm was proposed by [16]. It checks the decoder's existence by iteratively increasing the bound of unrolled transition function sequence, and generates the decoder's Boolean function by enumerating all satisfying assignments of the decoder's output. Its major shortcomings are that it may not halt and it is too slow in building the decoder.

Shen et al.[15] and Liu et al.[9] tackled the halting problem independently by searching for loops in the state sequence, while the runtime overhead problem was addressed in [14, 9] by Craig interpolant[11].

Shen et al.[14] automatically inferred an assertion for configuration pins, which can lead to the decoder's existence.

Qin et al. [13] proposed the first algorithm can handle encoder with flow control mechanism. But it can not handle pipeline stages.

Tu and Jiang [19] proposed a break-through algorithm that recover the encoder's input by considering its initial and reachable states.

7.2 Program inversion

According to Gulwani [6], program inversion involves deriving a program P^{-1} that negates the computation of a given program P. So, the definition of program inversion is very similar to complementary synthesis.

The initial work on deriving program inversion used proof-based approaches[3], which could handle only very small programs and very simple syntax structures.

Glück et al. [5] inverted first-order functional programs by eliminating nondeterminism with LR-based parsing methods. But, the use of functional languages in that work is incompatible with our complementary synthesis.

Srivastava et al. [17, 18] assumed that an inverse program was typically related to the original program, and so the space of possible inversions can be inferred by automatically mining the original program for expressions, predicates, and control flow. This is somewhat similar to our approach in inferring the pipeline stages. This algorithm inductively rules out invalid paths that cannot fulfill the requirement of inversion to narrow down the space of candidate programs until only the valid ones remain.

8 Conclusions

This paper proposes the first complementary synthesis algorithm that can handle encoders with pipeline stages and flow control mechanism. Experimental result indicates that the proposed algorithm can always correctly generate pipelined decoder with flow control mechanism.

References

1. D. Abts and J. Kim. *High Performance Datacenter Networks*, volume 14 of *Synthesis Lectures on Computer Architecture*, chapter 1.6, pages 7–9. Morgan & Claypool, 2011.
2. W. Craig. Linear reasoning: A new form of the herbrand-gentzen theorem. *The Journal of Symbolic Logic*, 22(3):250–268, Sept. 1957.
3. E. W. Dijkstra. Program inversion. In *Proceeding of Program Construction, International Summer School*, pages 54–57, London, UK, 1979. Springer-Verlag.
4. N. Eén and N. Sörensson. An extensible sat-solver. In A. T. Enrico Giunchiglia, editor, *Theory and Applications of Satisfiability Testing, 6th International Conference, SAT 2003*, volume 2919 of *Lecture Notes in Computer Science*, pages 502–518. Springer-Verlag, Berlin Heidelberg, 2003.

5. R. Glück and M. Kawabe. A method for automatic program inversion based on lr(0) parsing. *Journal Fundamenta Informaticae*, 66(4):367–395, January 2005.
6. S. Gulwani. Dimensions in program synthesis. In *Proceedings of the 12th international ACM SIGPLAN symposium on Principles and practice of declarative programming,PPDP 2010*, PPDP '10, pages 13–24, Hagenberg, Austria, 2010. ACM Press.
7. IEEE. Ieee standard for ethernet section fourth, 2012.
8. W.-L. H. Jie-Hong Roland Jiang, Hsuan-Po Lin. Interpolating functions from large boolean relations. In *Proceedings of 2009 International Conference on Computer-Aided Design*, ICCAD '09, pages 779–784. IEEE, 2009.
9. H.-Y. Liu, Y.-C. Chou, C.-H. Lin, and J.-H. R. Jiang. Towards completely automatic decoder synthesis. In *Proceedings of the 2011 International Conference on Computer-Aided Design, ICCAD 2011*, ICCAD '11, pages 389–395, San Jose, CA, USA, 2011. IEEE Press.
10. H.-Y. Liu, Y.-C. Chou, C.-H. Lin, and J.-H. R. Jiang. Automatic decoder synthesis: Methods and case studies. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 31(9):31:1319–31:1331, September 2012.
11. K. L. McMillan. Interpolation and sat-based model checking. In F. S. Warren A. Hunt Jr., editor, *Computer Aided Verification, 15th International Conference, CAV 2003*, volume 2725 of *Lecture Notes in Computer Science*, pages 1–13. Springer-Verlag, Berlin Heidelberg, 2003.
12. PCI-SIG. Pci express base 2.1 specification, 2009.
13. Y. Qin, S. Shen, Q. Wu, H. Dai, and Y. Jia. Complementary synthesis for encoder with flow control mechanism. *accepted by ACM Transactions on Design Automation of Electronic Systems.*
14. S. Shen, Y. Qin, K. Wang, Z. Pang, J. Zhang, and S. Li. Inferring assertion for complementary synthesis. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 31(8):31:1288–31:1292, August 2012.
15. S. Shen, Y. Qin, L. Xiao, K. Wang, J. Zhang, and S. Li. A halting algorithm to determine the existence of the decoder. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 30(10):30:1556–30:1563, October 2011.
16. S. Shen, J. Zhang, Y. Qin, and S. Li. Synthesizing complementary circuits automatically. In *Proceedings of the 2009 International Conference on Computer-Aided Design*, ICCAD '09, pages 381–388, San Jose, CA, USA, 2009. IEEE Press.
17. S. Srivastava, S. Gulwani, S. Chaudhuri, and J. Foster. Program inversion revisited. Technical Report MSR-TR-2010-34, Microsoft Research, 2010.
18. S. Srivastava, S. Gulwani, S. Chaudhuri, and J. S. Foster. Path-based inductive synthesis for program inversion. In *Proceedings of the 32nd ACM SIGPLAN conference on Programming language design and implementation,PLDI 2011*, PLDI '11, pages 492–503, San Jose, CA, USA, 2011. ACM Press.
19. K.-H. Tu and J.-H. R. Jiang. Synthesis of feedback decoders for initialized encoders. In *Proceedings of the 50th Annual Design Automation Conference, DAC 2013*, DAC '13, pages 1–6, Austin, TX, USA, 2013. ACM Press.