

## COA



### Intro

A digital computer is a digital system that performs various **computational tasks**.

Digits → binary system → 0 & 1's.

→ binary digit - bit

→ Info is kept in group of bits.

→ using various **coding techniques** groups of bits can be made to represent not only binary no's but also discrete symbols such as decimal digits or letters of alphabets.

Computer System  
Functional Entities

Hardware

Software

**Hardware** = The hardware of the computer system consists of all the electronic components & electromechanical devices that comprise the physical entity of the device.

**Software:** Computer sw consists of instructions & data that a computer manipulates to perform various data processing tasks.



**Basic Terms related to Digital Computer:**

**Program:** A sequence of Instructions for the computer.

**Database:** The data that is manipulated by the program constitutes the database.

**Sys S/w:** Collection of programs  
purpose - effective use of pc.  
required to :- co-ordinate all  
Eg :- OS abilities of CS.

**App S/w:** Written by user.  
purpose - solving problems.  
It allows user to do things like creating text docs, playing games, etc to run on

## BLOCK DIAGRAM OF DC - components

### 1) CPU

It contains

- a) ALU for manipulating data
- b) Registers for storing data
- c) CU for directing other components to perform certain actions.  
Such as fetching & execution of instructions.

### 2) MM

- \* contains storage
- \* for Inst & data
- \* It's called RAM
- \* bcoz CPU can access any memory location at random & can retrieve info in fixed interval of time

### 3) SM

- \* non volatile memory
- \* used = permanent storage of data & prog
- \* eg = Hard disk, floppy disk, Magnetic tape

### 4) I/O processor

It contains electronic circuits for communicating & controlling the transfer of info b/w PC & outside world.

### 5) I/p devices

It sends info to the comp sys for processing  
eg: Keyboard, mouse, Mic, Webcam.

### 6) O/p devices

It displays the result of processing  
eg: Monitor, projector, speaker.




Fig. Block diag of DC.

### Computer Organisation

CO is concerned with the way the HARDWARE comp [Operate] & the way they are [connected together] to form the CS.

### Computer Design

CD is concerned with the HARDWARE DESIGN. It is " " " determination of what hardware should be used & how the parts should be connected.

Once the computer specifications are formulated, it is the task of the designer to develop hardware for the system



## Computer Architecture

CA is concerned with STRUCTURE AND BEHAVIOR of the computer.  
It includes,

Instruction formats  
instruction sets

techniques for addressing memory.

The Architectural design of CS is concerned with the specifications of various functional models such as processors & memories and structuring them together into a CS.

Two basic types of CA are.

### a) Von Neumann Architecture

- \* The vast majority of computers in use today operate according to VNA.
- \* VNA is based on stored-program computer concept, where data & instructions are stored in same memory
- \* This architecture has only one bus for both data transfers & instruction fetches.

- \* ∵ data transfers are contention  
fights should be Scheduled  
as they can't perform at the  
same time.
- \* The components of VNA are-
  - a) RAM.
  - b) ALU.
  - c) CU.
  - d) Man-made Interface.
- \* Eg:- desktop PC

## Harvard Architecture

- \* It uses physically separate memory  
for storing data & Inst.
- \* In a computer with MA, the  
CPU can read both D & I from  
memory at the same time using  
two diff busses (I bus, D bus)  
leading to double the memory  
bandwidth
- \* Eg:- Microcontroller based CS.  
DSP based CS


## \* Registers :-

- \* Collection of flip flops where each flip-flop can store 1 bit of info
- \* If we take 3-bit register, it stores 3 bits of info

## \* Micro-operation

- \* MO is an operation which is performed on the contents of registers
- \* MO is a basic operation
- \* MO are classified into 3 types AMO, LMO, SMO.


## \* Block Diagram of Registers




a) Register R



c) numbering of bits



b) showing individual bits



d) divided into 2 parts

## \* Register Transfer

Transferring the contents from one register to another register

$$R_2 \leftarrow R_1$$



replacement operator

replaces the contents of  $R_1$  by  $R_2$

$R_2 \leftarrow R_1$   
 if ( $P == 1$ ) then ( $R_2 \leftarrow R_1$ )  
 $P : R_2 \leftarrow P$   
 control func.




fig: Block diag depicting the transfer from  $R_1$  to  $R_2$ .

- \* when the clock pulse is applied, then  $n$  bits of register  $R_1$  will be transferred to  $R_2$ .




fig : Timing Diagram

- \* For transferring the clock pulse content we require minimum one clock pulse to transfer  $n$  bits from  $R_1$  to  $R_2$ .

- \* When the clock pulse is over, the entire  $n$  bits will be transferred from  $R_1$  to  $R_2$
- \* At time  $t'$  we have initiated the transfer of  $R_1$
- \* At time  $t+1$  the transfer occurs completely

#### \* Basic symbols for RT.

- 1) letters & no's - used to denote registers  
Eg:  $R_1, R_3, PC, IR, MBR$
- 2) parenthesis - Denotes parts of registers.  
Eg:  $R_1(0-8), PC(4)$ .
- 3) Arrows  $\leftarrow$  - Transfer contents of one Reg to other  
Eg:  $R_2 \leftarrow R_1$  (replacement operator)
- 4) Comma, : Denotes sequence of MO.  
Eg:  $R_1 \leftarrow R_2, R_3 \leftarrow R_4$

#### \* Register Transfer Language RTL

- \* RTL is a symbolic notation which specifies RTMO.


## \* Bus & Memory Transfers

- \* Bus is mainly useful in order to transfer info from one register to another register in less expensive manner.
- \* We can implement common bus system in 2 approaches.
  - using multiplexers
  - using decoders in 3 state buffers.

## Implementing bus using multiplexers

- \* We have 4 registers, Reg A, B, C, D.
- \* Where the size of each register is 4 bits (0 to 3).
- \* Then we have 4 multiplexers.
- \* The no. of multiplexers depend upon no. of registers.
- \* The size of each multiplexer also depends upon size of register (4 bits).
- \* Advantage of multiplexers is that it saves in selection lines.
- \* n Selection lines are to be applied to the multiplexers.  
 $n \rightarrow 2^n \text{ op's} \rightarrow 1. (2 \rightarrow 4)$ .
  - \* So we get 2 selection lines S<sub>1</sub> & S<sub>0</sub>
  - \* S<sub>1</sub> & S<sub>0</sub> must be applied to all multiplexers.
  - \* 4x1 denotes 4 info to 1 op.

- \* Each multiplexer receives i/p from registers
- \* The 'o' o/p of all registers must be applied as the i/p to MUX '0'.
- \* MUX '1' receives i/p from o/p 1 of all the registers



$S_1$	$S_0$	Bus
0	0	A
0	1	B
1	0	C
1	1	D

- \* Once the info is available in the bus, then the op of the bus has to be connected with the ip to the destination register.
- \* So in this way we can transfer the contents of one reg to the other with the help of bus.

## Memory Transfer

### 2 Operations :-

- Read** :- Transferring the data from memory to any register.  
 $m[AR] \leftarrow IR$
- (RW)** **Write** :- Transferring the data from any register to memory.  
 $IR \leftarrow m[AR]$

## \* 3 State Buffer / Tri State Buffer

- \* Buffer is mainly used to store bits
- \* 3 State Buffer means it produces 3 states
  - 1st State - 1
  - 2nd State - 0
  - 3rd State - High Impedance (no op) · (Open circuit)

## graphical rep

If control Input is 1, then o/p  
 $y = A$

If control Input is 0, then o/p  
 High Impedance



fig: graphical symbols for 3-state buffer.

## Bus lines with 3-state buffer

- \* We take a 2x4 decoder
- \* On decoder we have to apply enable ip with 1 or 0
- \*  $S_1$  &  $S_0$  are the true selection ip's
- \* If there are  $n$  inputs, it produces  $2^n$  outputs

$$n \rightarrow 2^n$$

$$2 \rightarrow 2^2 = 4 \text{ o/p}$$

- \* 3 state buffer accepts a normal ip as well as control Input

- \* For this 3 State Shifter, it is sampling ip from output '0' of decoder
- \* Let us take 4 registers.


$$A \rightarrow A_0, A_1, A_2, A_3$$

$$B \rightarrow B_0, B_1, B_2, B_3$$

$$C \rightarrow C_0, C_1, C_2, C_3$$

$$D \rightarrow D_0, D_1, D_2, D_3$$

- \* Now, it's take only 1st bit from each register i.e.  $A_0, B_0, C_0, D_0$



$S_0$	$S_1$	Op
0	0	0
0	1	1
1	0	2
1	1	3

## \* Arithmetic NO.

There are 7 AMO.

- 1)  $R_3 \leftarrow R_1 + R_2$ . +
- 2)  $R_3 \leftarrow R_1 - R_2$ . -
- 3)  $R_2 \leftarrow \underline{R_2}$  (1's comp)
- 4)  $R_2 \leftarrow \underline{\underline{R_2}} + 1$  (2's comp)
- 5)  $R_3 \leftarrow R_1 + \underline{\underline{R_2}} + 1$  (-)
- 6)  $R_1 \leftarrow R_1 + 1$  ++
- 7)  $R_1 \leftarrow R_1 - 1$  --

## 4 bit binary adder

- \* Binary adder is useful in order to add 2 binary no's whose size here is 4 bits.
- \* Let the 1st binary no be  $A_0, A_1, A_2, A_3$  where  $A_3$  is most sig bit &  $A_0$  is least sig bit.
- \* Likewise, 2nd binary no be  $B_0, B_1, B_2, B_3$ .
- \* If we want to add 2 bits, we use half adder or 3-bit full adder.
- \* Binary adders is a collection of full adders which are connecting in cascading.
- \* The o/p of 1FA will be applied as I/p to other FA.

\* If the carry value is 1 then its -ve, & if the carry value is 0 then its +ve.

\* Digital circuit that forms the arithmetic sum of 2 bits & the previous carry is called **FULL ADDER**.

\* Digital circuit that generates the arithmetic sum of 2 binary no's of any length is called **BINARY Adder**





fig: Interconnections of 4 FA's to provide 4 bit BA.

- \* The carries are connected in a chain through the full-adders.
- \* The ip carry to BA is C<sub>0</sub> & op carry is C<sub>4</sub>.
- \* The S o/p's of FA generate the required amt of bits (sum).
- \* An n bit adder of binary requires n-full adders

## 4 BIT BINARY ADDER - Subtractor

\* The addition & subtraction operations can be combined into one common circuit by including an OR-gate with each full adder.




- \* Here the FA accepts 3 inputs,  
1st - A & 2nd - B.
- \* exclusive OR receives 2 inputs  
1st - M & 2nd - B.  
M - Mode bit,
- \* if M value is 1 - circuit is subtractor  
0 - circuit is adder.
- \* if M value is 1 - carry is 1.  
0 - carry is 0
- \* if M value is 1 - we have  $B \oplus 1$   
 $= B^1$  and  $C_0 = 1$ .
- \* if M value is 0 - we have  $B \oplus 0$   
 $= B$  and  $C_0 = 0$ .

- \* The B inputs are all complemented and a 1 is added through the Glp carry.
- \* The circuit performs the operation  $A$  plus the 2's comp of  $B$  ( $A + \bar{B} + 1$ )

## 4 BIT BINARY INCREMENTER

- \* It increments the contents of the register by 1.
- \* We have to take 4 half adders
- \*  $A_0, A_1, A_2$  are the i/p to  $x$  while  $1$  is the i/p to  $y$ .
- \*  $S_0$  is the o/p.
- \* Carry will be passed as i/p to the next HA.
- \* In this way we can add 1 to the corresponding binary adder.



- \* n bit binary incrementer - n HA
- \* The least significant bit must have 1 input connected to logic -1



## 4 BIT ARITHMETIC CIRCUIT

- \* With the help of this we can perform all 7 AND.
- \* 4 FA's are taken.
- \* FA advantage - performs addition operation on 3 bits  $(x, y, c_0)$
- \* The input to the 'x' comes from 1st binary no  $A_0, x_1$  receives info from  $A_1, x_2$   
           "      "      "       $A_2, x_3$   
           "      "      "       $A_3$
- \* The 2nd i/p to the FA comes from MUX
- \* The o/p of MUX is applied as i/p to the  $y_0 \dots$
- \* The FA accepts carry as the i/p.  $c_{in}$  is the carry value which is passed to  $c_0$ . Now  $c_0$  contains the corresponding carry value.
- \* So this FA performs addition operation on  $x_0, y_0, c_0$ , the resultant sum value is  $D_0$  where the carry carry value is  $C$ .
- \* Carry  $C$  is propagated as i/p to the next FA.
- \* The last carry contains Out

- \* We have taken 4 multiplexers
- \* By changing selection i/p we can perform all 7 AMO
- \* The size of MUX is  $4 \times 1$  where it accepts 4 inputs & produces 1 o/p  $0, 1, 2, 3$
- \* ∵ We must have 2 selection i/p are  $S_1$  &  $S_0$
- \* The selection i/p's are applied to all the MUX
- \* Each multiplexer '0' i/p receives data from Register B
- \* Each multiplexer of i/p '1' receives data from Complement of B
- \* Each multiplexer of i/p '2' receives data from '0' i/p (Logic gate)
- \* Each multiplexer of i/p '3' receives data from '1' i/p (Complement = 1)

$(a)$	$S_1$	$S_0$	$A_n$	$H/P(y)$	O/P ( $D = A + y + u$ )
{ 0	0	0	0	B	$D = A + B$
{ 0	0	0	1	B	$D = A + B + 1$
{ 0	1	0	0	$\bar{B}$	$D = A + \bar{B}$
{ 0	1	0	1	$\bar{B}$	$D = A + \bar{B} + 1$
{ 1	0	0	0	0	$D = A$
{ 1	0	0	1	0	$D = A + 1$
{ 1	1	0	0	1	$D = A - 1$
{ 1	1	1	1	1	$D = A$

— / —



## Addition

- \* When  $S_1 S_0 = 00$ , the val of B is applied to  $y$  i/p of the adder.

✓ If  $C_{in} = 0$ , o/p  $D = A + B$ .

✓ If  $C_{in} = 1$ , o/p  $D = A + B + 1$ .

- \* Both cases perform the add ~~mix~~ operation with or without adding the carry.

## Subtraction

- \* When  $S_1 S_0 = 01$ , the comp of B is applied to  $y$  i/p of the adder.

✓ If  $C_{in} = 1$ , then  $D = A + \bar{B} + 1$ . This produces  $A$  plus 2's comp of  $B$ , which is  $= A - B$ .

✓ If  $C_{in} = 0$ , then  $D = A + B$ . This is  $= A - B - 1$ .

## Inversion

- \* When  $S_1 S_0 = 10$ , the i/p's from  $B$  are neglected & 0's are unsuited into  $y$  i/p's.

\* Case 1: direct transfer from i/p  $A$  to o/p  $D$ .

\* Case 2: val of  $A$  is incremented by 1.

## Overflow

- \* When  $S_1 S_0 = 11$ , 1's are unsuited into  $y$  i/p's.

\* This is because,  $x \oplus y$  with all 1's is equal to 2's comp.

## \* LOGIC MICRO OPERATIONS-

Truth functions for 16 func of 2 variables

8u21

$x \cdot y$	$F_0$	$F_1$	$F_2$	$F_3$	$F_4$	$F_5$	$F_6$	$F_7$	$F_8$	$F_9$	$F_{10}$	$F_{11}$	$F_{12}$	$F_{13}$	$F_{14}$	$F_{15}$
00	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
01	0	0	0	0	1	1	1	1	0	0	0	1	1	1	1	1
10	0	0	1	1	0	0	1	1	0	1	1	0	0	1	1	1
11	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

$x^y + y^x$

\*  $F_0$  to  $F_5$  are the decimal no's.

\* If there are 2 binary variables we can have 16 logical functions.

Boolean func	Micro opnath	Meaning	Boolean func	Micro opn	Mean
$F_0 = 0$	$F \leftarrow 0$	Clear	$F_9 = (x \oplus y)$	<del><math>F \leftarrow A \oplus B</math></del>	$\text{Ex-NOR}$
$F_1 = xy$	$F \leftarrow A \wedge B$	AND	$F_{10} = 'y'$	<del><math>F \leftarrow B</math></del>	comp B
$F_2 = x'y'$	$F \leftarrow A \bar{wedge} B$	-	$F_{11} = x + y'$	$F \leftarrow A \vee B$	-
$F_3 = x'$	$F \leftarrow A$	Take A	$F_{12} = x'$	$F \leftarrow \bar{A}$	compt A
$F_4 = x'y$	$F \leftarrow \bar{A} \wedge B$	-	$F_{13} = x' + y$	$F \leftarrow \bar{A} \vee B$	-
$F_5 = y$	$F \leftarrow B$	Take B	$F_{14} = (xy)'$	$F \leftarrow \bar{A} \wedge B$	NAND
$F_6 = x \oplus y$	$F \leftarrow A \oplus B$	E-OR	$F_{15} = 1$	$F$ all 1's set all	-
$F_7 = x + y$	$F \leftarrow A \vee B$	OR			18
$F_8 = (x+y)'$	$F \leftarrow \bar{A} \vee B$	NOR			

and  $\wedge$ ,  $\oplus$  - V.

## Hardware Implementation of Logical Micro-Operations.

- \* Let us take  $4 \times 1$  MUX, 2 selection lines.
- \* Then we apply 2 bits  $A_i$  &  $B_i$

A	B	MO
0	0	$E \leftarrow A \wedge B$
0	1	$E \leftarrow A \vee B$
1	0	$E \leftarrow A \oplus B$
1	1	$E \leftarrow A$

- \* The hardware implementation of logic microoperations requires that logic gates be inserted for each bit pair of bits in the registers to perform the required function.
- \* Although there are 16 logic MO, most PC's use only 4 -- AND, OR, XOR, Complement from which all others can be derived.




fig: One stage circuit that generates 4 basic logic MO.

- \* It consists of 4 gates & a multiplexer
- \* Each of 4 logic operations is generated through a gate that performs required logic.
- \* The outputs of the gates are applied to the data inputs of the multiplexer
- \* The 2 selection i/p's are so choose one of the data i/p's of MUX & direct its value to o/p

## Applications of Logic MO.

- 1) Selective Set
- 2) Selective Component
- 3) Selective Clear
- 4) mask
- 5) Insert
- 6) Clear

### 1) Selective set

100112	1010	A before
	1100	B (Logic operand)
	<u>1110</u>	A after

Set the register A

- \* If the bit in B register is 1, then the same bit in A will become 1
- \* If the bit in B register is 0, then there is no need to change
- \* 'OR' microoperation is used to selective set

## 2) Selective Complement

$  \begin{array}{r}  1010 \\  1100 \\  \hline  0110  \end{array}  $	A (before)
	B (Login opn)

A (after)

- \* If the Bit in register B is '0' then no need to change register A bit
- \* If the bit in register B is '1' then the bit in A will be complemented
- \* Exclusive-OR microoperation is used in order to complement the selective bits in the register

## 3) Selective Clear

$  \begin{array}{r}  1010 \\  1100 \\  \hline  0010  \end{array}  $	A (before)
	B (Login opn)

A after

- \*  $B = 0$ , no change
- \*  $B \text{ bit} = 1$ , clear the corresponding A bit to 0
- \*  $A \cap \bar{B}$  m0 is used in order to clear the selective bit in register

#### 4). Mask :

1010	A (before)
1100	B (logic operand)
1000	A (after)

$B = 0$ , mask A with 0.

$B = 1$ , no change

Priority  $>>>$ .

AND. MO.

#### 5). Insert. (Mask + OR)

AND & OR MO.

1010	1100
0011	1100
----- mask	

1010	1100 (mask.)
0000	1111
0000	1100
0011	0000
0011	1100
----- (OR)	

#### 6) XOR:

1010
1100
0110

Bits same = 0.

Bits diff = 1

Ex-OR.

## Shift Micro Operations

- \* SMO are useful in order to shift the contents either from left to right or right to left.
- \* During shift left, the ~~serial i/p~~ transfer the bit towards right side & vice versa.
- \* Serial i/p gives a value 0 or 1.
- \* There are 3 types of SMO
  - a) Logial Shift
  - b) Circular Shift (a) Rotate Shift
  - c) Arithmetic Shift

### 1) Logial Shift. (Shl or Shr)

Logial Shift left.  
 $R_1 \leftarrow Shl R_1$

Logial Shift Right  
 $R_1 \leftarrow Shr R_1$

On Left most bits will be discarded

Right most bits will be discarded

### 2) Circular Shift (CIL or CIR).

$R_1 \leftarrow cil R_1$

$R_1 \leftarrow cir R_1$

Transfers left most bits to right side

Transfers Right most bits to

### 3) Arithmetic Shift (CSAR SHAR)

$R_1 \leftarrow \text{ashl } R_1$

If left most bits  
are same no overflow  
mul by 2.

$R_1 \leftarrow \text{ashr } R_2$

We should not  
change the left  
most bit  
division by 2

## Shift Micro operations

- \* SMO are used for serial transfer of data.
- \* The contents of the register can be shifted to the left or the right
- \* During a shift-left operation the serial input transfers a bit into right-most position
- \* Shift-right operation — left most position

### Symbolic designation

$R \leftarrow \text{Shl } R$

$R \leftarrow \text{Shr } R$

$R \leftarrow \text{crl } R$

$R \leftarrow \text{cir } R$

$R \leftarrow \text{ashl } R$

$R \leftarrow \text{ashr } R$

### Description

Shift-left register R

Shift-right register

Circular shift left "R

Circular shift right "

Arithmetic shift-left R

" " right R


## Shift micro-operations

logical      Circular      Arithmetic  
 shl            shr            cil    cir    ashl    ashr

### Logical Shift

- \* A logical shift is one which transfers '0' through serial i/p.
- \* The symbols shl & shr for logical shift-left & shift-right micro-operations.
- \* The MC that supplies a.
- \* The bit transferred to the end position through the serial i/p is assumed 0 during a logical shift.


#### Ex: Logical left shift



∴ 0101 after logical left shift gives 1010

LSB is filled with 0

Ex of logical right shift.




$$\therefore 1011 \rightarrow 0101$$

MSB is filled with zero

## Circular Shift


- \* The circular shift (also known as rotate operation) circulates the bits of register around the two ends without loss of info
- \* This is accomplished by connecting the serial op of rshift register to its serial ip.
- \* We will use the symbols  $cil$  &  $cir$  for circular shift left & right respectively.

Ex of Circular Shift Left.




Instead of LSB filled with 0, we fill LSB with MSB.

Ex.




Circular right shift



Instead of filling MSB with 0, we fill MSB with LSB

Ex of Cir.



Arithmetic Shift


- \* An arithmetic shift is a micro operation that shifts a signed binary no to left or right
- \* ashl multiplies a signed binary no by 2
- \* ashr divides the no by 2
- \* Arithmetic shift must leave the sign bit unchanged because the sign of no remains the same when divided by 2

## Airthmetic right shift

- \* bits move towards the RHS i.e. LSB is lost, MSB remains same and copies
  - \* divides the no. by 2
  - \*  $\text{eg} = 10 \div 10_2 = 5, 5 \div 2 = 2$
- 
- lost  
same copy
- $\Rightarrow 10/2 = 5$
- $5/2 = 2$
- $2 \times 2 \times 2 = 2$

## Airthmetic left shift


- \* multiplies by 2
- \* bits move towards LHS, the MSB is lost, LSB is filled with 0



- \* When we see 1 in MSB it is -ve no.  
So from LSB only 1st one should be there and all should be complimented

$$2^3 \ 2^2 \ 2^1 \ 2^0 \quad \text{calculate } 15.$$

— / — / —



Overflow condition is there if MSB is 0 and can be solved by XOR

# Shifting Operations – HARDWARE IMPLEMENTATION

- \* A combinational circuit Shifter can be constructed with multiplexers
  - \* The 4 bit Shifter has 4 data inputs  $A_0, A_1, A_2, A_3$
  - \* It also has 4 data outputs  $M_0, M_1, M_2, M_3$
  - \* There are 2 serial i/p, 1 for shift left & other for shift right
  - \* When the selection i/p  $S=0$ , then i/p data are shifted right
  - \* When  $S=1$ , the i/p data is shifted left
  - \* Functional Table Shows which i/p goes to each o/p after the shift.
  - \* Shifter with  $n$  data i/p's & o/p's require  $n$  multiplexers.

$A_3 \ A_2 \ A_1 \ A_0$ .

$$\text{Ex: } A = 1 \ 0 \ 1 \ 0$$

$$\text{Shl} = \underline{\quad} \ \underline{\quad} \ \underline{\quad} \ \underline{\quad}$$

$$A_2 \ A_1 \ A_0 \ \underline{IL}$$

$$0 \ 1 \ 0 \ 0$$

$$\downarrow \downarrow \downarrow \downarrow$$

$$\text{Shr} = \underline{IR} \ A_3 \ A_2 \ A_1$$


$$0 \ 1 \ 0 \ 1$$

### Function Table


Select	O/p			
S.	M <sub>0</sub>	M <sub>1</sub>	M <sub>2</sub>	M <sub>3</sub>
Shr $\rightarrow 0$	IR	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>
Shl $\rightarrow 1$	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	IL

S=0

IR




A<sub>3</sub>




A<sub>2</sub>

A<sub>0</sub>




A<sub>1</sub>

IL



## \* Arithmetic Logic Shift Unit

- \* Instead of having individual registers, performing the micro-operations directly, computer systems employ a no of storage registers connected to common operational unit — ALU.
- \* ALU is a combinational circuit so that the entire register transfer operation from the source register through ALU and into the destination Register, can be performed during one clock pulse period.
- \* Particular MO is selected with inputs  $S_1 \& S_0$ , A  $4 \times 1$  MUX at the output.
- \* The unit has one stage of Arithmetic unit, logic unit,  $4 \times 1$  MUX.
- \* In the unit, at a time only 1 unit can activate.
- \*  $A_i \& B_i$  are given as i/p either for Arithmetic unit (or) logic unit.
- \* AC also uses  $C_i$  carry as i/p. But for log LC there is no carry.
- \*  $S_1 \& S_0$  have the i/p given to both  $LC \& AC$ .
- \*  $S_2 \& S_3$  are connected to the MUX.
- \* The MUX is going to SELECT which unit is in operation.
- \* i/p for shr is  $A_{i-1} \& Shl$  is  $A_{i+1}$ .




$S_3$	$S_2$	$S_1$	$S_0$	Cin	Op	Fun
0	0	0	1	0	$F = A$	Transf A
0	0	0	1	1	$F = A + 1$	Incident A
0	0	0	1	0	$F = A + B$	Additio
0	0	0	1	1	$F = A + B + 1$	Add with Care
0	0	1	0	0	$F = A + B^1$	Sub with bor
0	0	1	0	1	$F = A + B^1 + 1$	Subtracti
0	0	1	1	0	$F = A - 1$	decrem A
0	0	1	1	1	$F = A$	Transf A
0	1	0	0	X	$F = A \wedge B$	AND
0	1	0	1	X	$F = A \vee B$	OR
0	1	1	0	X	$F = A \oplus B$	XOR
0	1	X	1	X	$F = A^1$	Comp A
1	0	X	X	X	$F = Shr A$	shd left F
1	1	X	X	X	$F = Shl A$	shd rig. F



## Instruction Codes

- \* Instruction codes is a group of bits (0101...) that tells the processor to perform some specific task.
- \* Every PC has its own Instruction code format.
- \* The IC can be org into 2 parts
  - a) op code b) address
- \* In the memory, there are 9C
- \* The size of the memory for 16 bit Instn is  $4096 \times 16$ .



Instruction format


## 3 types of Instructions

- a) Memory Reference Instn.
- b) Register Reference Instn.
- c) I/O Reference Instn.

- \* The opcode & address would be of
- Immediate address
  - Direct address
  - Indirect address

### Demonstration of direct & Indirect Address

Memory				Memory			
22	0	ADD	457	35	1	ADD	300
457	Op word			300	1357	Op word	



b) Direct  
addr

— / —

Address field contains operand

### b) direct address

- \* 22 is address of MM.
- \* In R.T. unit is divided into 3 parts  
    Indirect bit - 0  
    opcode - ADD  
    address - 457.
- \* If the indirect bit is 0, then the address which specifies the operand is known as effective address. (The address field itself is)
- \* So the control goes to 457 memory location.
- \* In 457 memory location, operand will be available.
- \* Let the operand be 10 & think we are performing addition operation.
- \* The  $+$  is the adder unit we are using.
- \* The adder performs addition operation on the contents of the accumulator as well as the operand.
- \* After performing the operation, the result will be transferred to the accumulator.
- \* data of operator = 10,  
data of accumulator = 20,  
adder adds  $10 + 20 = 30$ .
- \*  $\therefore 30$  will be transferred to the accumulator.

### c) Indirect address

- \* Let us assume Inst add is at 35th address
- \* Address field contains address of the operand.

- \* Mode bit - 1
- \* OPCODE - ADD
- \* Address = 300

- \* If  $i=1$ , it's called indirect address.
- \* Address field contains effective address
- \* If have to go to 300 address in order to know address of the operand.
- \* 1350 becomes effective address
- \* First the control goes to 300, then we see that 1350, then the control again goes to 1350,
- \* The 1350 now contains the operand
- \* The adder performs addition operation on the two operands
- \* It transfers the result into the acc

## \* Computer Registers

- \* Registers are mainly useful for storing the data
- \* If the data resides in register, CPU can access the data in a faster manner. (Registers are faster compared to MM)
- \* 6 registers
  - a) AR
    - \* Address Register
    - \* AR stores address of the operand.
  - b) PC
    - \* Program Counter
    - \* PC always contains address of the

next instruction to be executed

c) DR

\* Data Register

\* DR stores operand.

d) AC

\* Accumulator

\* General purpose register

e) IR

\* Instruction register

\* It contains the inst stored loaded  
from the main memory

\* IR stores inst<sup>n</sup>.

f) TR

\* Temporary register

\* To perform temp calculations

g) INPR

\* Input register

\* Contains i/p data which is received  
from i/p device.

h) OUTR

\* Output register

\* Contains o/p data which is received  
from o/p devices

\* a) The AR & PC mainly stores the address

b) Out of 16 bits, 12 bits specify address


∴ size of AR & PC is 12 bits.

\* a) DR, AC, IR, TR stores inst<sup>n</sup>

b) The size of these 4 are 16 bits

## \* INPR & OUTR.

a) size - 8 bits



## \* Common Bus System

- ① \* By using CBS we can transfer the data from register to another register, or to m, m to or in a less expensive manner.
- ② \*  $S_2, S_1, S_0$  are selection lines i/p which are to be applied on to bus.
- ③ \* If there are 3 i/p total  $2^3 = 8$  i/p can be used.
- ④ \* The size of memory unit is  $4096 \times 16$
- ⑤ \* The memory places the info on bus. 7 when  $S_2, S_1, S_0$  are 111
- ⑥ \* We can perform 2 operations on Memory unit = write & read.

- (7) \* Read means to transfer mem to reg, so place the content of the memory on the bus.
- (8) \* Whenever the write Input is enabled then the bus info will be placed on the mem. as Write means transferring the data from register to memory
- (9) \* AR specifies address of the operand which is present in MM.

⑩  
AR, PC, DR  
AC, TR

\* AR has 3 control i/p.  
LD - load

INR - Increment.

CLR - clear.

(14) \* AR places the contents on the bus '1' when S<sub>2</sub>S<sub>1</sub>S<sub>0</sub> are 001.

(15) \* PC places the contents on the bus '2' when S<sub>2</sub>S<sub>1</sub>S<sub>0</sub> are 010.

\* PC also contains 3 i/p's: X<sub>D</sub>, INR, CLR.

(11) \* When load control i/p is enabled then the particular register receives info from the bus.

(12) \* If INR control i/p is enabled, then its content will be incremented by 1.

(13) \* If CLR control i/p is enabled then all the content will be 0.


(14) \* IREG has only 1 control i/p i.e. LD.

(15) \* REG doesn't provide any

info to the bus are INPR & OUTR

(16) \* Adder & logic gets data from DR & AC

- 19) \* E block stores memory  
3 - 011, DR.
- 20) \* clock pulse is applied on all reg




## \* Computer Instructions

- 1) memory-reference Inst.
- 2) Register-Reference Inst.
- 3) I/O-Instr.

### 1) MRI

\* MRI is useful to perform operations on operands located in MM.


\* M-R instruction format



### 2) RRI


\* RRI is useful to perform operations on the registers (no operands)

\* R=R Instrn format



### 3) I/O I

\* IOI is useful to perform operations on I/O registers



## 1) MRI.

<i>Inst</i>	<i>I=0</i>	<i>I=1</i>
ADD	0XXX	8XXX
ADD	1XXX	9XXX
LDA	2XXX	AXXX
STA	3XXX	BXXX
BON	4XXX	CXXX
BSA	5XXX	DXXX
INC	6XXX	EXXX

## 2) RRI.

## 3) IOI.

*Inst*

CLA	7800	INP	F800
CMA	7400	OUT	F400
CLE	7200	SKI	F200
CME	7100	SKO	F100
CIR	7080	ION	F080
CIL	7040	IOF	F040
INP	7020		
SPA	7010		
SNA	7008		
SZA	7004		
SZE	7002		
MLT	7001		

## \* TIMING AND CONTROL / HARDWIRED CU

- \* CU is present in the CPU.
- \* Mainly useful to generate Timing signals & control signals.
- \* CU mainly co-ordinates b/w CPU, MM, I/O devices.

\* We can design CU in 2 ways

- a) hardwired CU
- b) micro programmed CU.

### \* a) HCU

The CU will be designed with the help of hardware components like logic gates, flip flops, decoders, registers.

\* It is extremely fast - ADV

\* modifications are tough - DIS.

\* An Instruction will be stored in IR in MM.

\* The size of IR = 16 bits, 1st 12 bits specifies address (0-11), next 3 bits denote opcode (12-14), next bit specifies indirect bit (15)

\* The size of opcode is 12, 13, 14 i.e 3 bits, so we can perform  $2^3$  operations = 8.

\* In order to perform these operations we have to decode these 3 bits with the help of decoder.

- \* The 3 bits of the opcode will be passed as i/p to decoder [  $3 \times 8$  ]
- \* Decoder takes 3 i/p's produces 8 o/p's
- \* All these o/p's should be passed to control logic gates
- \* The 12 bits in the address will also be passed as i/p to CLG
- \* Indirect bit will be transferred to flip flop E and that E bit will be transferred to CLG.
- \* Then we have a sequence counter whose size is 4 bits
- \* So, we have 2<sup>4</sup> combinations i.e 16 timing signals
- \* The 4 bit seq counter will be decoded with the help of decoder
- \* The decoder accepts 4 i/p from the sequence counter; all all the 16 o/p will be passed as i/p to CLG.
- \* Thus, the first signal is T<sub>0</sub>, so when AND operation is performed, then Timing signal T<sub>0</sub> will be active
- \* The sequence counter accepts 3 i/p
  - 1) clock pulse CLK, 2) Increment INC
  - 3) Clear CLR.
- \* So if we want to perform any operation on the seq counter, then we have to enable both CLR & INC then only we get next timing signals

- 11
- \* whenever CLR control i/p is enabled, the counters will start from the first stroking signal To
  - \* D<sub>0</sub>, D<sub>1</sub>, D<sub>2</sub> three decoders outputs, T<sub>0</sub>, T<sub>1</sub>, T<sub>2</sub> are timing signals. Every operation is performed via Synchronizing Do with To
    - ↳ D<sub>0</sub>T<sub>0</sub> - AND
    - ↳ D<sub>1</sub>T<sub>1</sub> - ADD





fig: C of Basic computer

## Control Timing Signals

$T_0, T_1, T_2, T_3, T_4$  |  $SC \leftarrow 0$   $T_4$   
 $SC \uparrow$  |  $P_3$  is active

$D_3 T_4 : SC \leftarrow 0$

~~$D_3 T_4 : SC \leftarrow 0$~~



- \* The sequence counter  $SC$  corresponds to the  $+ve$  transition of  $clock$ .
- \* Initially  $CCR$  i/p of  $SC$  is active.
- \* The 1st positive transition of  $clock$  clears  $SC$  to 0, which in turn activates  $To$  out of divider.
- \*  $SC$  is  $\uparrow$  with every  $+ve$  clock

transition, unless CLR i/p is active.

- \* This produces sequence of Timing signals  $T_0, T_1, T_2, T_3, T_4$ .
- \* The last 3 waveforms show how SC is cleared when  $D_3 T_4 = 1$ .
- \* O/p  $D_3$  from the operation decoder becomes active at the end of Timing signals.
- \* When  $T_3 = T_4$  becomes active, the o/p of AND gate that implements control from  $D_3 T_4$  becomes active.
- \* The signal is applied to CLR i/p of SC.
- \* On the next  $\mu$  +ve clock transition, The counter is cleared to 0.
- \* This cause the TS to become active instead of  $T_5$  that would have been active if SC were unsegmented instead of cleared.

## Memory Reference Inst.

E F CKL  
F JNR  
- CLR

### 1) AND - ~~Doty~~

D<sub>1</sub>T<sub>4</sub>: DR  $\leftarrow$  m[AR].

D<sub>1</sub>T<sub>5</sub>: AC  $\leftarrow$  AC  $\wedge$  DR, SC  $\leftarrow$  0.

### 2) ADD

D<sub>1</sub>T<sub>4</sub>: DR  $\leftarrow$  m[AR].

D<sub>1</sub>T<sub>5</sub>: AC  $\leftarrow$  AC + DR, E  $\leftarrow$  cout, SC  $\leftarrow$  0.

### 3) LDA (load mem word to ac)

D<sub>2</sub>T<sub>4</sub>: DR  $\leftarrow$  m[AR].

D<sub>2</sub>T<sub>5</sub>: AC  $\leftarrow$  DR, SC  $\leftarrow$  0.

### 4) STA (store val into mem)

D<sub>3</sub>T<sub>4</sub>: m[AR]  $\leftarrow$  AC, SC  $\leftarrow$  0.

### 5) BUN (branch unconditionally)

D<sub>4</sub>T<sub>4</sub>: PC  $\leftarrow$  AR, SC  $\leftarrow$  0

### 6) BSA (branch & save, <sup>busy</sup> address)

D<sub>5</sub>T<sub>4</sub>: m[AR]  $\leftarrow$  PC, AR  $\leftarrow$  AR + 1

D<sub>5</sub>T<sub>5</sub>: PC  $\leftarrow$  AR, SC  $\leftarrow$  0

### 7) ISAZ (Increment & skip zero)

D<sub>6</sub>T<sub>4</sub>: DR  $\leftarrow$  m[AR].

D<sub>6</sub>T<sub>5</sub>: DR  $\leftarrow$  DR + 1.

D<sub>6</sub>T<sub>6</sub>: m[AR]  $\leftarrow$  DR, if (DR = 0)

then PC  $\leftarrow$  PC + 1,  
SC  $\leftarrow$  0.

## Register Reference Inst.

1) CLA (Clear accumulate)

CLA :  $\tau B_{11}$  :  $AC \leftarrow 0$

2) CLE (Clear extended flip flop)

CLE :  $\tau B_{10}$  :  $E \leftarrow 0$

3) CMA (Complement accumulate)

CMA :  $\tau B_9$  :  $\overline{AC} \leftarrow AC$

4) CME (Complement E)

CME :  $\tau B_8$  :  $E \leftarrow \overline{E}$

5) CIR (Circular right)

CIR :  $\tau B_7$  :  $AC \leftarrow \text{Shr } AC, E \leftarrow AC(0)$   
 $AC(15) \leftarrow E$

6) CIL (Circular left)

CIL :  $\tau B_6$   $AC \leftarrow \text{Shl } AC, E \leftarrow ACC(15),$   
 $AC(0) \leftarrow E$

7) INC (Inc Acc)

INC :  $\tau B_5$   $AC \leftarrow AC + 1$

8) SPA (skip next Inst if acc is +ve)

SPA :  $\tau B_4$  if  $(ACC(15)=0)$  then  
 $PC \leftarrow PC + 1$

9) SNA (skip next Inst if acc is -ve)

SNA :  $\tau B_3$  if  $(ACC(15)=1)$  then  
 $PC \leftarrow PC + 1$

10) SZA (Skip next Inst if A<sub>0</sub> is zero)

SZA :  $\gamma B_2$  : if ( $A_0 = 0$ ) then  $PC \leftarrow PC + 1$

11) SZE (skip next Inst if E is 0)

SZE :  $\gamma B_1$  : if ( $E = 0$ ) then  $PC \leftarrow PC + 1$

12). HLT (Halt)

HLT :  $\gamma B_0$  :  $S \leftarrow 0$ ,  
start/stop flip flop

## Input / Output Instrn

1). INP: Input reg.

INP:  $AC(0-7) \leftarrow INPR$ ,  $FGI \leftarrow 0$ .

2). OUT: Output reg.

OUT:  $OUTR \leftarrow AC(0-7)$ ,  $FGI \leftarrow 1$ .

3). SKI: Skip on Input Flag

SKI: if ( $FGI = 1$ ) then  $PC \leftarrow PC + 1$

4). SKO: Skip on Output Flag.

SKO: if ( $FGO = 1$ ) then  $PC \leftarrow PC + 1$

5) IEN: Interrupt Enable On

IEN:  $IEA \leftarrow 1$

6) IOFF: Interrupt enable off

IOFF:  $IEA \leftarrow 0$

## Instruction Cycle

- 1) Fetch
- 2) Decode
- 3) Read effective address
- 4) execute effective address

### 1) Fetch:

- \* PC contains address of next instruction to be executed.
- \* The address will be loaded to AR during timing signal T<sub>1</sub>.
- \* If we apply one more clock pulse on seq counter we get T<sub>2</sub>. During T<sub>2</sub>, we have to read instr from the memory and the instr to be loaded into IR.
- \* Then we have to inc the PC so that even the next Inst will be exectd.

To : AR  $\leftarrow$  PC

T<sub>1</sub> : IR  $\leftarrow$  M[AR], PC  $\leftarrow$  PC + 1

### 2) Decoder

- \* During decoding phase, the 1st 12 bits from the IR (0-11) will be transferred to AR at T<sub>S</sub> T<sub>2</sub>.

- \* The 3 opcode bits are decoded with the help of decoder then we get 2<sup>3</sup> opcoditions (D<sub>0</sub> to D<sub>7</sub>)

- \* The 15 bit of IR is transferred to I

where I stands for Indirect bit

- if  $I=0$ , its indirect address.
- $I=1$ , its direct address.

$$T_2 : AR \leftarrow IR(0-11), \\ D_7D_6 \dots D_0 \leftarrow IR(0-14), \\ I \leftarrow IR(15)$$

Register Transfer statements for  
fetch phase

$$T_0 : AR \leftarrow PC$$

$$T_1 : IR \leftarrow m[AR], PC \leftarrow PC + 1$$

## Interrupt Cycle

- \* Interrupt is a special signal which needs to be executed immediately.
- \* Whenever CPU receives interrupt signal, the CPU stops execution of the currently running program.
- \* The CPU now executes interrupt related program.
- \* If OR = 1 then we have interrupt signal, OR = 0 no interrupt signal then CPU executes instruction cycle (fetching, decoding, executing).
- \* IEN is a flip flop. If IEN = 1, then there is a interrupt signal, IEN = 0 then no interrupt signal.
- \* FGI value is 1 then there is ifp flag interrupt. FGI value is 0 then there is off ~~no ifp~~ flag interrupt.
  - ↳ It assigns 1.
- \* If FG0 value is 0 then there is off interrupt
  - ↳ So it assigns R ← 1.
- \* If FG0 value is 0 then there is no off interrupt.
- \* After all this, the control goes to R.
- \* If R = 1, it receives interrupt signal.
- \* We store return address in location M[0] ← PC.
- \* Program Counter location will be shifted to 1, branch to location.
- \* We have successfully executed.

interrupt enabled program

\* Then IEN will be cleared to 0.

R will also be cleared to 0  
as there is no interrupt.

\* Now again the control goes to R




Fig : flowchart of Interrupt cycle

## Demonstration of Interrupt cycle

a) Before interrupt      b) After Interrupt

Memory		Memory	
0		0	256
1	0 BUN 1120	PC=1	0 BUN 1120
255	Main	255	Main
PC =	Memory	256	Memory
256			
1120	I/o program	1120	I/o program
1	BUN 0	1	BUN 0

- \* At 255, The CPU receives interrupt signal.
- \* So, the CPU stops the execution of currently running prog.
- \* And it stores the next Inst address  $PC = 256$  in can address location  $m[0] \leftarrow PC$
- \* So we have to store  $m[0]$  in 256 location.
- \* So after interrupt 256 is stored in 0th location.
- \* Now PC will be at location 1.
- \* As BUN is there (branch unconditionally) without checking any condition it goes to 1120, then without checking cond it goes to 0.

## UNIT-2



### Control Unit

- \* Refers to timing & control / Hardwired CU.

### Difference b/w ICU & MPU.

#### Hardwired Control

- \* Technology is hardwired based.
- \* Implemented through flip-flops, gates, decoders.
- \* Fixed Inst'n format.
- \* Inst'n & Reg based.
- \* ROM is not used.
- \* It is used in RISC.
- \* Faster decoding.
- \* diff to modify.
- \* chip area is less

#### Microprogrammed Control

- \* Technology is S/W based.
- \* Microinst'n generate signals to control the execution of instr'n.
- \* Variable inst'n format.
- \* Inst'n is not reg based.
- \* ROM is used.
- \* Used in CISC.
- \* Slower decoding.
- \* easily modified
- \* chip area is large

### Important Terms

#### Control word

- The control variables at any time are usually 1's & 0's
- It can be programmed to perform various operations

## Micro programmed Control Unit

A CU whose binary control variables are stored in the memory.

### Micro Instr^n's.

- Each word in CU contains Microinst^n's
- It specifies one or more operations for the systems

### Micro program

- Sequence of micro inst^n's
- It controls the functions of CPU.
- Alterations are not needed once the CU is in operation
- CU can be Read-only memory (ROM).
- The contents of words in ROM is fixed. It can't be altered since there is no writing capacity in ROM.

### Dynamic Micro programming

- Microprog is loaded initially from a Auxiliary memory (Sec mem). Such as magnetic disk.
- It employs a rewritable control mem which allows the user to change the micro program though it is mostly used for reading

### Types of Memory in MPC

#### 1) Main memory-

- MM is used for storing programs

MP - microprograms	CV - control unit	BMS -
MI - micro-instruction	CM - control memory	Branch Micro Inst
MO - micro-operations	MM - main memory	- / -
	EA - effective add	


- \* The content of MM can be altered.
- \* Program in MM contains machine instruction code.

## 2) Control & Unit Memory

- \* Memory that is part of CU.
- \* CU holds MP that can't be altered by user.
- \* The MP consists of MI to execute MO.
- \* M/C instruction initiates a series of MI in CM.
- \* MI generates MO to fetch instn from MM to evaluate effective address.

- \* Any computer contains 3 components - CPU, I/O devices, memory
- \* CPU contains 3 components - ALU, registers, CU
- \* CU is mainly useful for generating control signals
- \* CU initiates MO

## Micro programmed Control operations

- \* The control signals are implemented with the help of MCO. CAR -  CDR
- \* MP is stored in CU.
- \* The CM is contained as ROM (no aliasing).
- \* Control address Register contains address of the MO i.e. it reads from CM.
- \* Control data register contains the instn that is to be executed.
- \* The next address generator (sequencer) generates the next address for the next instruction.

- \* We know that CDR contains some MI that is to be executed, in addition to MI it contains some additional bits in order to generate next instn
- \* CDR - pipeline register

executing multiple tasks simultaneously in less amt of time




fig :- general config of MPCU .

## A. Addressing Sequencing (or) Micro program Sequencer

- \* MI are stored in CU.
- \* An initial address is stored in CAR.
- \* fetch routine may be sequenced by incrementing CAR.
- \* End of fetch routine instn is in IR.
- \* The EA routine in CM can be enabled through BMI which is conditioned on Status mode bits of instr.
- \* MO steps to be generated in processor depend on opcode of instr.
- \* Subroutine call req can ext reg fa

Storing return address.

- \* Return address won't be stored in ROM because it has no writing capability
- \* The duty of MP sequencer is to generate next MI address.
- \* There are 4 approaches.

### 1) Incrementing CAR Way

- \* CAR contains address of MI stored in CM.
- \* So we use an Incrementer circuit.
- \* The Incrementer circuit increments CAR by 1.

\* One implementation is when then the MUX transfers the unit to CAR.

### 2) Subroutine Register


- \* Subroutine unit is a part which can wait, left
- \* Subroutine contains collection of units
- \* Mainly we use subroutines for repetition purpose.
- \* The next statement will be stored in SR (after the func in main prog executed).
- \* The MUX transfers the first next to the CAR, then the unit will be executed.

### 3) Unconditional or conditional Branch

- \* Unconditional - without checking the condition, the correspond add  $\rightarrow$  CAR.
- \* Conditional - check condition  $\rightarrow$  so that we have status bit.
- \* Both will be stored in CAR with the help of MUX.
- \* Branch logic checks whether the status is more right or more wrong.

#### 4) mapping Instruction-

- \* we use IR.
- \* On the opcode, mapping is done.
- \* add one zero on left & 2 zeros on right which is the mapping logic.
- \* The MUX transfers Mapping logic to CAR.



## \* Microprogram Example

\* We have MM & CM.

**MM** \* MM - stores data & inst.

\* MM - 4 reg. (DR, AC, AR, PC).

\* MM size -  $2048 \times 16$ . ( $2^{11}$ ) lits ready to supply address

\* AR, PC size - 11 bits      4 bits for opcode

\* DR, AC size - 16 bits

**CM** \* CM - stores MP.

\* CM - 2 reg. (SBR, CAR)

\* CM size -  $128 \times 20$  ( $2^7$ )

\* SBR, CAR size - 7 bits

\* The we are using MUX to transfer the info among Reg.

\* DR receives info from AR, memory, AC

\* AR receives info from DR, PC.


\* PC receives info from AR.

\* Memory receives info from AR.

\* ALU performs operations on contents of DR & AC & the res is being transferred to AC

\* CAR receives info from AR


## Machine Inst format



## Sample machine Inst.

<u>Symbol</u>	<u>OP-code</u>	<u>Ops</u>
ADD	0000	$AC \leftarrow AC + M(EA)$
BRANCH	0001	<u>if</u> ( $AC < 0$ ) then $(PC \leftarrow EA)$
STORE	0010	$M(EA) \leftarrow AC$
EXCHANGE	0011	$AC \leftarrow M(EA), M(EA) \leftarrow AC$

## MicroInst<sup>n</sup> format






F1, F2, F3 - MO fields

CD - Condition for branching

BR - Branch field

AD - Address field

## Mapping of Inst to MicroRoutin



## Mapping from Implied ROM




## Semantic MI

- 1) Label may be empty / symbolic address :
- 2) immo-ops : 0, 2, 3 (Symbolic Implied)
- 3) CD one of (U, I, S, Z) where U: Uncond Branch  
I: Indirect Branch  
S: Sign of AC.  
Z: Zero val of AC.
- 4) BR: one of {JMP, CALL, RET, NAP}
- 5) AD: one of {Symbolic address, next, empty}

## \* Design of CO

- \* CO design - 2ways - MWC, G MPC
- \* MP is a collection of MI, each MI - 3-MO fields
- \* They have  $F_1, F_2, F_3$ , in addition to that can have Cond field, Branch field, Address field
- \* Size of  $F_1, F_2, F_3$  is 3 bits
- \* It is decoded with  $3 \times 8$  decoder

- \* A decoder accepts n i/p and produces  $2^n$  o/p's
- \*  $\therefore 8 \text{ i/o/p's}$
- \* Out of 8 operations, one doesn't perform any operation. So we are left with 7 operations. (In F1 & F2)
- \* In F3, we can perform only 6 operations.
- \* So in total - 20 operations
- \* Out of 20 - we do 5 operations
- \* O/p 1 of F2 - connected to - ALU
- \* ALU performs AND operation on AC & DR.  
Eg. AC transfer to AC (when load is enabled)
- \* O/p 1 of F1 - connected to ALU.  
ALU performs ADD on AC & DR  
AC is transfer to AC (when load is enabled)
- \* O/p 3 of F1 (DRTR) i.e. transfer the contents of AR to DR.
- \* O/p 6 of F1 (PC TAR) i.e. transfer the content of AR to PC.
- \* Load & clock pulse is applied to AR.



## \* Stack Organisation -

- \* Stack works on principle of LIFO
- \* PUSH - inserting element
- \* POP - deleting el"
- \* We can implement Stack in 2 ways
  - A) Register Stack
  - B) Memory Stack

### a) Register Stack

#### \* Memory register Stack

Address

63

FULL	EMPTY		
SP	→	C 3 B 2 A 1 0	4

- \* The stack pointer SP contains a binary no. whose val is equal to the address of the memory it's i.e. top of stack.
- \* 3 items are placed in the stack A,B,C.
- \* Item C is top of stack so that content of SP is now 3
- \* To remove the top item, the stack is popped by reading memory word at address 3. & decrementing content of SP

- \* Item B is now on the top of stack since SP holds address of 2.
- \* To insert a new item, the stack is pushed by incrementing SP by writing a word in the next-higher location of stack.
- \* 64 bit stack - 6 bits -  $2^6 = 64$ .
- \* SP - 64 bits - can't exceed  $> 63$  (111111)
- \* 63  $\uparrow$  (by 1) res = 0 since  $111111 + 1 = 1000000$ .
- \* 1 bit flag FULL - set to 1 when stack is full.
- \* 1 bit flag EMPTY - set to 1 when stack is EMPTY.
- \* DR hold memory data.

### PUSH.

- \* If stack is not full, a new item is inserted with a push operation.
- \* push operation consists the foll M.O.

$SP \leftarrow SP + 1$   
 $M[SP] \leftarrow DR$ .  
 If ( $SP=0$ ) then ( $FULL \leftarrow 1$ ).  
 $EMPTY \leftarrow 0$ .

Inc stack pointer  
 Write item on top of stack  
 Check if stack is full.  
 Mark the stack not empty.

- \* SP is a var that it points to the addr of next higher word.
- \* **Memory write operation** inserts the word from DR into top of stack.
- \* SP holds the address of top of stack.
- \*  $M[SP]$  denotes memory word.
- \* The 1st item stored in a stack is at address 1, last item - 0.


- \* If SP reaches 0, the stack is full of items.  
So FULL is set to 1.
- \* Once an item is stored in location 0  
there is no more empty registers in the stack
- \* If an item is written in stack,  
then the stack can't be empty. So EMPTY  
is cleared to 0.

## POP

- \* A new item is deleted from the stack  
if stack is not empty.
- \*  $DR \leftarrow M[SP]$  | Read item on top of stack.
- $SP \leftarrow SP - 1$  |  $\downarrow SP$
- IF ( $SP = 0$ ) then ( $EMPTY \leftarrow 1$ ) | Check if stack is empty.
- FULL  $\leftarrow 0$ . | Mark the stack not Full

- \* The top item is read from the stack into DR.
- \* SP is then ↓
- \* If val = 0, stack is empty.
- \* So EMPTY is set to 1.
- \* This condition is reached if the item  
read was in location 1.
- \* Once this item is read out, SP is ↓  
to equals the value 0; which is limit val of SP
- \* SP changes to 111111 = 63
- \* In this config, the word in address  
overlaps the last item in stack.
- \* Errorless operation will cause result  
if stack is pushed when FULL = 1 or  
popped when EMPTY = 1

## Memory Stack



- \* Computer memory is partitioned into 3 segments: **program**, **data**, **stack**.
- \* PC points at the address of next instruction in the program which is used during **fifth phase** to read an instruction.
- \* The AR points to array of data.
- \* SP points at **top of stack**.
- \* 3 reg are connected to **Common Bus**.
- \* Initial val of SP = 4001, stack grows with ↓ values
- \* 1st item → @4000
- \* 2nd item → @3999.
- \* last item → @3000
- \* **Assume** — Stack communicates with DR.
- \* Stack grows by a Mem Address.
- \* **Advantage** — CPU can refer to it without having to specify an address.

## PUSH :-

- \* A new item is inserted with push oper.

$SP \leftarrow SP - 1$

$M[SP] \leftarrow$

DR

- \* SP is  $\downarrow$  so that it points to address of next word.
- \* Memory write oper $\uparrow$ n inserts the words from DR to top of stack.

## POP :-

- \* A new item is deleted with POP oper.

DR  $\leftarrow$

$M[SP] = SP$

$\leftarrow SP + 1$

- \* Top item is read from stack from stack until DR.

- \* Then SP is  $\uparrow$ .

## \* INSTRUCTION FORMATS.

- 1) Address field
- 2) opcode
- 3) mode

### 1) Address field

- a) Single Accumulator Reg
- b) General Purpose Reg
- c) Stack Reg

## Single Acc Reg.

- \* No need to specify Acc explicitly
- \* Eg CCA & CMA are implicit

## GPR.

- \* Inst contains multiple addresses

reg → opnd

Eg: ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>.

$$(R_1 \leftarrow R_1 + R_2 + R_3)$$

source & dest.

## Stack

- \* Push, pop
- \* Operations - ADD, SUB, MUL, DIV

Based on the no. of Inst, address can be classified into 3 types

$$X = (A+B) * (C+D)$$

## Three - address - Inst.

ADD R<sub>1</sub>, A, B.

$$R_1 \leftarrow m[A] + m[B]$$

ADD R<sub>2</sub>, C, D.

$$R_2 \leftarrow m[C] + m[D]$$

MUL X, R<sub>1</sub>, R<sub>2</sub>.

$$m[X] \leftarrow R_1 * R_2$$

## Two - address - Inst.

MOV R<sub>1</sub>, A.

$$R_1 \leftarrow m[A]$$

ADD R<sub>1</sub>, B.

$$R_1 \leftarrow R_1 + m[B]$$

MOV R<sub>2</sub>, C.

$$R_2 \leftarrow m[C]$$

ADD. R<sub>0</sub>, D.  
MUL R<sub>1</sub>, R<sub>2</sub>.  
MOV X, R<sub>1</sub>

R<sub>2</sub> ← R<sub>2</sub> + m(D).  
R<sub>1</sub> ← R<sub>1</sub> \* R<sub>2</sub>.  
m[X] ← R<sub>1</sub>.

### One address Inst (LOAD & STORE)

LOAD A  
ADD A  
STORE T  
LOAD C  
ADD D  
MUL T  
STORE X

AC ← m[A].  
AC ← AC + m[B].  
m[T] ← AC.  
AC ← m[C].  
AC ← AC + m[D].  
AC ← AC \* m[T].  
m[X] ← AC.

### Zero address Inst (STACK)

PUSH A  
PUSH B  
ADD  
PUSH C  
PUSH D  
ADD  
MUL  
POP

TOS ← A  
TOS ← B  
TOS ← (A+B)  
TOS ← C  
TOS ← D  
TOS ← (C+D)  
TOS ← (C+D) \* (A+B)  
m[X] ← TOS

### Reg. (LOAD & STORE)

LOAD R<sub>1</sub>, A.  
LOAD R<sub>2</sub>, B.  
LOAD R<sub>3</sub>, C.  
LOAD R<sub>4</sub>, D.  
ADD R<sub>1</sub>, R<sub>2</sub>.  
ADD R<sub>3</sub>, R<sub>4</sub>.  
MUL R<sub>1</sub>, R<sub>3</sub>.  
STORE X, R<sub>1</sub>

R<sub>1</sub> ← m[A].  
R<sub>2</sub> ← m[B].  
R<sub>3</sub> ← m[C].  
R<sub>4</sub> ← m[D].  
R<sub>1</sub> ← R<sub>1</sub> + R<sub>2</sub>.  
R<sub>3</sub> ← R<sub>3</sub> + R<sub>4</sub>.  
R<sub>1</sub> ← R<sub>1</sub> \* R<sub>3</sub>.  
m[X] ← R<sub>1</sub>.

## \* Address Modes

\* Used to determine effective address of operand.

### Types of Addressing Modes

- 1) Implied AM.
- 2) Immediate AM.
- 3) Register AM.
- 4) Register Indirect AM.
- 5) Auto Increment AM.
- 6) Auto Decrement AM.
- 7) Direct AM.
- 8) Indirect AM.
- 9) Relative AM.
- 10) Base Register AM.
- 11) Indexed AM.

#### 1). IAM :-

\* Operand is implicitly available in the definition of Insti.

\* no need to specify the operand explicitly.

\* Eg :- CLA, CMA.

#### 2). Im AM :-

\* Insti :- Should not contain any Address.

\* In place of address we will be having operand.



	200	Load to AC	Mode
	201	Address = 500	
	202	Next Inst.	
PC	- - -		
PC = 200	- - -		
R1 = 400	399	450	
	400	700	
XR = 100	500	800	
AC	600	900	
	702	325	
	800	300	

AM	E.A.	Content of AC
IN AM.	201	500
R AM.	-	400
R Ind AM.	400	700
Auto Inc AM.	400	700
Auto Dec AM.	399	450
Dir AM	500	800
Ind AM	800	300
Rel.	702	325
B.R	600	900
I.R.	600	900

## \* Data Transfer Inst

### Diff types of Data Transfer Inst

Name	Mnemonic	
Load	LD	transf mem word to AC
Store	ST.	stores AC into Mem X
Move	MOV.	transfer 1 Reg to other
Exchange	XCH.	exchange content of 2 Reg
Input	IN	info is given to processor
Output	OUT	info is received from dev
push	PUSH	push to stack from reg
pop	POP	pop from stack to reg

### 8 Addressing modes for Load Inst

Mode	Assembly Com	Reg Transf
Dir Address	LD ADR.	$AC \leftarrow M[ADR]$
I A.	LD @ADR.	$AC \leftarrow M[PC + ADR]$
Imm A.	LD # NBR.	$AC \leftarrow NBR$ .
Indexd A.	LD ADR(X)	$AC \leftarrow m[ADR * R]$
Reg "	LD RI	$AC \leftarrow R_1$
Reg Ind A.	LD (RI)	$AC \leftarrow m[R_1]$
Anti Imm A.	LD (RI)+	$AC \leftarrow m[R_1], R_1 + B$

## UNIT-3.

## Floating point Rep & IEEE

G

- \* ^10L or DIV on FP no's.
- \* Similar - Scientific notation
- \* A floating point no. consists of signed (+ve/-ve)  $n$  digits starting at the given bias.
- \* 3 parts:
  - a) mantissa b) base c) exponent

Mantissa  $\times$  Base<sup>exp.</sup>
- \* Decimal rep.

$$1.234 \times 10^4$$

↓  
mantissa      ↓  
Base

- \* All tech - Number system
- \* Scientific notation — No sys in FP
- \* Eg of no. sys — a) speed of light  
b) charge of e  
c) age of universe
- \* They are rep in form of  $\pm M \times 10^E$
- \* FP nos used to rep — very small  
— very large
- \* use float FP instead of fixed point

## Floating point Add & sub Algo

- 1) check for zeroes
- 2) alignment of mantissa
- 3) add or sub mantissa
- 4) normalise the res.

Eg:- 
$$\begin{array}{r} \text{MSB} \\ \text{---} \\ \text{AC} = 0.\underline{23456} \times 10^{\underline{5}} \\ \text{BR} = \underline{B}. \end{array}$$

- \* The FP is in Normalised form.
- \* The Most Significant Bit of Mantissa is a non zero value.

Eg:-  
 $AC = 0.123 \times 10^3$   
 $BR = 0.345 \times 10^3$ .

Addition	Subtraction
$0.123 \times 10^3$	$0.123 \times 10^3$
$+ 0.345 \times 10^3$	$- 0.345 \times 10^3$
$\underline{0.468 \times 10^3}$	$\underline{0.222 \times 10^3}$

- \* if exponents equal, alignment of Mantissa is over.
- \* if suppose the res is  $1.468 \times 10^3$ ,  
1 is overflow.
- \* We have to perform shift right operation.
- \*  $0.468 \times 10^4$ .
- \* if suppose the res of sub is  $0.022 \times 10^3$   
0 is underflow.
- \* We have to perform shift left opn.
- \* Normalisation  $\rightarrow$  overflow  $\rightarrow$ .  
Shift right opr + Inc exponent  
 $\rightarrow$  underflow  $\rightarrow$ .
- Shift left opr + dec exponent  
 $0.110 \times 10^2$

# IEEE754 Floating pt. no.

- \* IEEE - Inst. of electrical & electronics eng.
- \* 754 - specification no.
- \* Rep. by.

## ① Single Precision format

- \* SFP is a format prop. by IEE for rep. of floating pt. nos.
- \* occupies - 32 bits

31	30-29	23-22	0
Sign	exponent	Mantissa	
1 bit	8 bits	23 bits	

\* Used in simple prog like games.

\* 8 bits - exp.

\* 23 bits - Mantissa

\* Range of Single Precision  $-126 \text{ to } 127$

## ② Double Precision format

- \* DPF is format prop. by IEE for rep. of FPN
- \* occupies - 64 bits

63	62-61	32-31	0
Sign	exponent	Mantissa	
1 bit	11 bits	32 bits	

\* Used in complex prog - scientific.

\* 11 bits - exp.

\* 32 - Mantissa

\* Range of Double Pre -  $10^{20} \text{ to } 10^{-23}$

## Unit 4.


### ★ Asynchronous Data Transfer

Explain strobe & handshaking control methods of Asynchronous data


#### A). Strobe Control Method of AD.

- \* Uses - single control signal for each transfer
- \* That control signal is called Strobe
- \* Strobe Control methods - 2 types
  - a) Source Initiated Strobe
  - b) Destination Initiated Strobe

#### I). Source Initiated Strobe




- \* data bus carries timing info from S to D.
- \* data bus carries OI's + strobe signal.
- \* Source Initiated Strobe means Source informs the destination the valid data available in data bus. i.e. Initiating Strobe
- \* Timing Signals




- \* Source unit 1st places the data on the data bus.
- \* strobe is saying that a valid data is there on the data bus so accept valid data that info is sent by strobe signal.

## 2) Destination Initiated Strobe



- \* Destination says to strobe signal please keep valid data on data bus.
- \* The source unit keeps the valid data on the bus.



## B). Handshaking Control Method

- \* We go for handshaking method even though we have strobe control
- \* disadv of strobe :- There is no knowing whether the data placed on bus is existing data or not. acknowledgement is not there in strobe control.


\* To overcome this problem, we use MSM.  
 \* MSM - 2 types

- MS source to destination
- MS dest to source


## 1) Hand Shaking Source to Destination



- \* The data bus carries dummy info along with valid data from S to D
- \* data valid is received by D
- \* D sending S "data is accepted" then source will understand what data I sent is received.
- \* This is acknowledgement
- \* Timing Signals



## 2) Hand Shaking Destination to Source



\* 1st, the D sends signal to S

"Read I/O accept data" means whatever data I previously sent that is finished so I'm ready to accept another data.

\* When S sees it, It places data on the data bus along with valid data.

\* Timing Signals:




### ~~Modes of data transfer~~

There are 3 modes of data transfer

- 1) Programmed I/O.
- 2) Interrupt driven I/O.
- 3) DMA (Direct Memory Access).

### ① Programmed I/O



- \* programmed I/O is used to transfer data b/w I/O devices & memory
- \* I/O devices - I/P & O/P
  - ↳ keyboard monitor
- \* programmed I/O is implemented by prog.
- \* b/w CPU & I/O devices we have interface.
- \* I/O devices places data on data bus after placing data I/O device will say that bit is valid data.
- \* Data Valid says that some data is present in I/O bus.
- \* I/O bus data was placed in DR.
- \* The flag bit is 0 or 1.
- \* The flag bit is 1, means some info is there, is accepted & sent to I/O device.
- \* The info placed in PR will be send to CPU with the help of data bus.
- \* CPU can communicate with I/O device by specifying its address, every I/O device contains some address.
- \* I/O Read & I/O write are control lines mainly we perform 2 opn.
  - Read & Write.
- \* In this way, data is transferred to CP.




fig. Flowchart of Prog I/O

## 2) Interrupt driven or controlled I/O.

- \* disadvantage of P/I/O : CPU takes long time
- \* Overcome - I/O C/I/O
- \* I/O C/I/O - need not wait
- \* I/O module ready, then it interrupt CPU.
- \* If CPU is doing some work and interrupt occurs from I/O module. It stops the execution tasks. **Interrupt request**