-
I desiged Chisel and RISC-V Based Single Cycle Core
-
I designed Chisel and RISC-V Based Five Stage Pipeline Core
-
I worked on python basec Burq simulator to verify the Chisel and Verilog based cores
-
I worked on scala based projects using functional programming
-
Iโm currently working to automate Berkeley Analog Generator using Reinforcement Learning and also Chisel based projects
-
How to reach me siddiquimohsin660@gmail.com
๐
I am Software Engineer, Python Developer, CHISEL developer, currently working on automating Berkeley Analog Generator and chisel based projects
- Usman Institute Of Technology
Block or Report
Block or report siddiquimohsin
Report abuse
Contact GitHub support about this userโs behavior. Learn more about reporting abuse.
Report abusePopular repositories
-
-
-
RISC-V-single-cycle-core
RISC-V-single-cycle-core PublicForked from merledu/RISC-V-single-cycle-core-Logisim
This repository is for RISC-V single cycle core
-
Scheduling-Algorithm
Scheduling-Algorithm PublicIn this repository, there are codes of Algorithm for process scheduling. These codes are in python language. These codes are easily understandable for all programmers.
Python 1
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.