Skip to content
View siddiquimohsin's full-sized avatar
๐Ÿ˜Ž
๐Ÿ˜Ž
  • Usman Institute Of Technology
Block or Report

Block or report siddiquimohsin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this userโ€™s behavior. Learn more about reporting abuse.

Report abuse
siddiquimohsin/README.md

Hi ๐Ÿ‘‹, I'm Muhammad Mohsin Siddiqui

siddiquimohsin

siddiquimohsin

  • I desiged Chisel and RISC-V Based Single Cycle Core

  • I designed Chisel and RISC-V Based Five Stage Pipeline Core

  • I worked on python basec Burq simulator to verify the Chisel and Verilog based cores

  • I worked on scala based projects using functional programming

  • Iโ€™m currently working to automate Berkeley Analog Generator using Reinforcement Learning and also Chisel based projects

  • How to reach me siddiquimohsin660@gmail.com

Connect with me:

mohsin siddiqui

Languages and Tools:

bootstrap c css3 django flask flutter git html5 linux mysql oracle python qt

siddiquimohsin

ย siddiquimohsin

Popular repositories

  1. siddiquimohsin siddiquimohsin Public

    2

  2. programming programming Public

    1

  3. RISC-V-single-cycle-core RISC-V-single-cycle-core Public

    Forked from merledu/RISC-V-single-cycle-core-Logisim

    This repository is for RISC-V single cycle core

    1

  4. chisel chisel Public

    1

  5. practice practice Public

    TeX 1

  6. Scheduling-Algorithm Scheduling-Algorithm Public

    In this repository, there are codes of Algorithm for process scheduling. These codes are in python language. These codes are easily understandable for all programmers.

    Python 1