

# ASIC Image Processing SoC

Hao Xiong  
Ryan Beasley  
Sappatach Sabpisa  
Sidharth Mudgal  
Akanksha Sharma

# Design Overview


We are designing an image processing unit that implements **Canny Edge Detection** and **Gaussian Blur** filter. The circuit is designed as an auxiliary unit as a part of ARM system-on-chip.

## Design Features:


- It detects the edge and extracts the features of an image
- It can be used to interface over AHB bus on a system powered by ARM-based microprocessor
- It provides a “real-time” processing capability.
- Correctly communicate with slave SRAM device over AHB Bus.

# System Overview

- AHB Bus
- On/Off Chip SRAM
- Pipelined System



# SRAM Duality



# Pipelined Architecture

## Stages:

- I/O Stage
- Blur Stage
- X, Y Gradient Compute Stage
- Gradient Angle and Magnitude Compute Stage
- Non Maximal Suppression Stage
- Hysteresis



**I/O Stage**

**Blur Stage**

**I/O Stage**



The diagram is set on a grid of 20 columns and 15 rows. A vertical dashed line is positioned at the 4th column. A red rectangular box labeled 'I/O Stage' spans from column 1 to column 16, between rows 4 and 5. Another red rectangular box labeled 'Blur Stage' spans from column 2 to column 15, between rows 12 and 13. The 'Blur Stage' box is positioned directly above the 'I/O Stage' box, with a gap of one row (row 11) between them.

**Blur Stage**

**I/O Stage**

**X, Y Gradient Compute Stage**

**Blur Stage**

**I/O Stage**

**Gradient Angle and Mag. Compute Stage**

**X, Y Gradient Compute Stage**

**Blur Stage**

**I/O Stage**

**Gradient Angle and Mag. Compute Stage**

**X, Y Gradient Compute Stage**

**Blur Stage**

**I/O Stage**

**Gradient Angle and Mag. Compute Stage**

**X, Y Gradient Compute Stage**

**Blur Stage**

**I/O Stage**

**Non Maximal Suppression Stage**

**Gradient Angle and Mag. Compute Stage**

**X, Y Gradient Compute Stage**

**Blur Stage**

**I/O Stage**

**Non Maximal Suppression Stage**

**Gradient Angle and Mag. Compute Stage**

**X, Y Gradient Compute Stage**

**Blur Stage**

**I/O Stage**

**Hysteresis Stage**

**Non Maximal Suppression Stage**

**Gradient Angle and Mag. Compute Stage**

**Blur Stage**

**I/O Stage**



1	4	8	4	1
---	---	---	---	---

\*

1
4
8
4
1

**Hysteresis Stage**

**Non Maximal Suppression Stage**

**Gradient Angle and Mag. Compute Stage**


**X, Y Gradient Compute Stage**

**Blur Stage**

# Success Criteria


- 1. Respond to processor's image processing request.**
2. Process input images according to settings.
- 3. Gaussian blur is performed correctly.**
4. Edge detection is performed correctly.
- 5. Respond to relevant AHB bus signals.**

# Initializer



# Pixel IO

## Continuous Read/Write operations




24 bits RGB

8 bits grayscale  
write

# Pixel IO

## RBG to Grayscale



# Pixel IO

## SRAM Dumps

*24 bits word size*

**Pre-Write  
SRAM**

**Post-Write  
SRAM**

*One RGB pixel (24 bits)  
per memory location*




0:00ABAB;  
1:BABABA;  
2:9A9A9A;  
3:FFFFFF;  
4:BBCCDD;  
5:00AABB;  
6:AACCDD;  
7:00AABB;  
8:112233;

0:0000BB;  
1:0000BF;  
2:9A9A9A;  
3:FFFFFF;  
4:BBCCDD;  
5:00AABB;  
6:AACCDD;  
7:00AABB;  
8:112233;




*Writes grayscale pixel (8 bits)  
per memory location*

# Gaussian Blur





# Gaussian Blur



# Conclusion

- Challenges
  - Performance
  - Chip Area
- If starting over...
  - Realize the power of ASIC better
  - More Parallelization
- If given more time...
  - Image Format support