

MM2114/MM2114L Family 4096-Bit (1024 × 4) Static RAMs

Maximum Access/Current	MM2114- 15L	MM2114- 2L	MM2114- 25L	MM2114- 3L	MM2114- L	MM2114- 15	MM2114- 2	MM2114- 25	MM2114- 3	MM2114
Access (TAVQV-ns)	150	200	250	300	450	150	200	250	300	450
Active Current (I _{CC} -mA)	70	70	70	70	70	100	100	100	100	100


General Description

The MM2114 family of 1024-word by 4-bit static random access memories is fabricated using N-channel silicongate technology. All internal circuits are fully static and therefore require no clocks or refreshing for operation. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.

The separate chip select input $(\overline{\text{CS}})$ allows easy memory expansion by OR-tying individual devices to a data bus.

Features


- All inputs and outputs directly TTL compatible
- Static operation no clocks or refreshing required
- Low power—225 mW typical
- High speed—down to 150 ns access time
- TRI-STATE® output for bus interface
- Common Data In and Data Out pins
- Single 5V supply
- Standard 18-pin dual-in-line package
- Available with MIL-STD-883 class B screening




Symbol		Parameter	MM2114-15 MM2114-15L		MM2114-2 MM2114-2L		MM2114-25 MM2114-25L		MM2114-3 MM2114-3L		MM2114 MM2114-L		Units
Alternate	Standard		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
twc	TAVAV	Write Cycle Time	150		200		250		300		450		ns
twe	TWLWH	Write Pulse Width	90		100		125		150		200		ns
t _{WR}	TWHAX	Write Recovery Time	0		0		0		0		0		ns
t _{DW}	TDVWH	Data Set-Up Time	90		100		125		150		200		ns
t _{DH}	TWHDX	Data Hold Time	0		0		0		0		0		ns
t _{WZ}	TWLQZ	Write Enable to Output TRI-STATE (Note 5)	0	40	0	40	0	60	0	80	0	100	ns
tow	TWHQX	Output Active from End of Write (WE) (Note 5)		80		80		90		100		120	ns

^{*}Symbols in parentheses are proposed industry standard.

Write Cycle Waveforms* (Note 4)






Read Cycle AC Electrical Characteristics $T_A = 0$ °C to +70 °C, $V_{CC} = 5$ V ± 5 % MM2114-15 MM2114-2 MM2114-25 MM2114-3 MM2114 **Symbol** MM2114-L Units MM2114-2L MM2114-25L MM2114-3L MM2114-15L Parameter Min Max Min Max Min Max Min Max Min Max Alternate Standard 300 450 250 Read Cycle Time (WE = VIH) 150 200 TAVAV t_{RC} 300 450 150 200 250 TAVQV Address Access Time tAA 90 100 120 Chip Select Access Time 70 70 ns **TSLQV** t_{ACS} 20 20 20 20 Chip Select to Output Active 20 TSLQX t_{LZ} 0 100 Chip Deselect to Output 60 0 80 ns 0 0 40 0 **TSHQZ** t_{HZ} TRI-STATE (Note 5) 10 10 10 10 ns Output Hold from Address 15 TAXQX toH


Read Cycle Waveforms*

Change

Read Cycle 1 (Continuous Selection $\overline{CS} = V_{IL}$, $\overline{WE} = V_{IH}$)



Read Cycle 2 (Chip Select Switched, $\overline{WE} = V_{IH}$)



Note 3: .A write occurs during the coincidence low of $\overline{\text{CS}}$ and $\overline{\text{WE}}$.

The symbols in parentheses are proposed industry standard.

Note 4: The output remains TRI-STATE if the CS and WE go high simultaneously. WE or CS or both must be high during the address transitions.

Note 5: Measured ± 50 mV from steady state voltage. This parameter is sampled and not 100% tested.

DC Electrical Characteristics T_A = 0°C to +70°C, V_{CC} = 5V ±5%


Symbol	Parameter	Conditions	MM2114-2,	MM2114-15, MM2114-25, 2114-3	MM2114-L MM2114-2L MM	Units	
			Min	Max	Min	Max	
lu	Input Load Current (All Input Pins)	V _{IN} = 0V to 5.25V	- 10	10	- 10	10	μΑ
I _{LO}	Output Leakage Current	$\overline{\text{CS}} = V_{\text{IH}}, V_{\text{OUT}} = 0.4V \text{ to 4V}$	- 10	10	10	10	μΑ
VIL	Input Low Voltage		-0.5	0.8	0.5	0.8	٧
VIH	Input High Voltage		2.0	Vcc	2.0	V _{CC}	٧
V _{OL}	Output Low Voltage	I _{OL} = 2.1 mA		0.4		0.4	٧
V _{OH}	Output High Voltage	I _{OH} = -1.0 mA	2.4		2.4		٧
lcc	Power Supply Current	V _{IN} = 5.25V, T _A = 0°C Outputs Open		100		70	mA

4-5

MM2114/MM2114L

Logic Symbol*

Connection Diagram*




Pin Names*

A0-A9 WE (W) Address Inputs Write Enable

CS (S) 1/01-1/04 (DQ1-DQ4)

Chip Select
Data Input/Output



Order Number MM2114N-15L, MM2114N-15, MM2114N-2L, MM2114N-2, MM2114N-3L, MM2114N-3, MM2114N-L or MM2114N NS Package Number N18A

TOP VIEW

TL/D/5258-7

Absolute Maximum Ratings

Voltage at Any Pin -0.5V to +7V Storage Temperature -65°C to -150°C Power Dissipation 1W

Lead Temperature (Soldering, 10 seconds)

Operating Conditions

	Min	Max	Units
Supply Voltage (V _{CC})	4.75	5.25	V
Ambient Temperature (T_A)	0	+ 70	°C

Capacitance T_A = 25°C, f = 1 MHz (Note 1)

Symbol	Parameter	Conditions	MM2114, N MM2114-2, MM2		MM2114-L, M MM2114-2L, N MM21	Units	
			Min	Max	Min	Max	1
CIN	Input Capacitance	All Inputs V _{IN} = 0V		5		5	pF
C _{OUT} (Note 2)	Output Capacitance	V _O = 0V		5		5	pF

Note 1: This parameter is guaranteed by periodic testing.

Note 2: Cour is max 10 pF for (J) package.

AC Test Conditions

Input Pulse Levels Input Rise and Fall Times Input Timing Level 0V to 3V ≤10 ns

300°C

Output Load and Timing Levels 0.8V @ 2.1 mA + 100 pF 2.0V @ - 1.0 mA + 100 pF

t Timing Level

1.5V

*Symbols in parentheses are proposed industry standard.