Releases: slaclab/axi-pcie-core
Minor Release v3.4.0
Pull Requests Since v3.3.0
Enhancement
- #64 - Adding BittWare XUP-VV8 support
Unlabeled
- #65 - Release Candidate v3.4.0
- #63 - updating Xilinx Alveo DDR from 4 to 8 bit ID width
- #62 - adding DMA size checking
Pull Request Details
adding DMA size checking
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Sat Jul 18 22:57:45 2020 -0700 |
Pull: | #62 (17 additions, 3 deletions, 1 files changed) |
Branch: | slaclab/ESROGUE-318 |
Jira: | https://jira.slac.stanford.edu/issues/ESROGUE-318 |
Notes:
updating Xilinx Alveo DDR from 4 to 8 bit ID width
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Mon Aug 10 12:57:00 2020 -0700 |
Pull: | #63 (170 additions, 151 deletions, 24 files changed) |
Branch: | slaclab/DDR-AXI-ID |
Notes:
Adding BittWare XUP-VV8 support
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Thu Sep 10 19:42:56 2020 -0700 |
Pull: | #64 (11562 additions, 872 deletions, 37 files changed) |
Branch: | slaclab/xup-vv8 |
Labels: | enhancement |
Notes:
Release Candidate v3.4.0
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Fri Sep 11 15:23:26 2020 -0700 |
Pull: | #65 (19694 additions, 3333 deletions, 149 files changed) |
Branch: | slaclab/pre-release |
Issues: | #62, #63, #64 |
Notes:
Description
Minor Release
Pull Requests Since v3.2.1
Unlabeled
Pull Request Details
Allow per destination buffer limits in DMA engine
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Thu Jul 9 15:34:06 2020 -0700 |
Pull: | #60 (427 additions, 395 deletions, 19 files changed) |
Branch: | slaclab/dest_buffer_limits |
Notes:
The goal of this PR is to allow a limit on the number of outstanding DMA buffers any single destination can be using. This will allow the client to set a max buffer count after opening a channel on the driver. The end result is a flow control signal which extends outside of the dma engine to the mux point for a set of streams.
In order to accomplish this we need to communicate this per dest pause to the mux stage. Here I propose adding a destPause vector to the AxiStreamCtrl record and using this record in the AxiStreamMux device.
Release Candidate v3.3.0
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Thu Jul 9 15:36:07 2020 -0700 |
Pull: | #61 (1262 additions, 1410 deletions, 108 files changed) |
Branch: | slaclab/pre-release |
Issues: | #60 |
Notes:
Description
- Allow per destination buffer limits in DMA engine #60
Patch Release
Pull Requests Since v3.2.1
Unlabeled
Pull Request Details
Allow per destination buffer limits in DMA engine
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Thu Jul 9 15:34:06 2020 -0700 |
Pull: | #60 (427 additions, 395 deletions, 19 files changed) |
Branch: | slaclab/dest_buffer_limits |
Notes:
The goal of this PR is to allow a limit on the number of outstanding DMA buffers any single destination can be using. This will allow the client to set a max buffer count after opening a channel on the driver. The end result is a flow control signal which extends outside of the dma engine to the mux point for a set of streams.
In order to accomplish this we need to communicate this per dest pause to the mux stage. Here I propose adding a destPause vector to the AxiStreamCtrl record and using this record in the AxiStreamMux device.
Release Candidate v3.3.0
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Thu Jul 9 15:36:07 2020 -0700 |
Pull: | #61 (1262 additions, 1410 deletions, 108 files changed) |
Branch: | slaclab/pre-release |
Issues: | #60 |
Notes:
Description
- Allow per destination buffer limits in DMA engine #60
Minor Release
Pull Requests
- #57 - adding flake8 to .travis.yml
Pull Request Details
adding flake8 to .travis.yml
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Thu Feb 20 14:19:02 2020 -0800 |
Pull: | #57 (218 additions, 176 deletions, 10 files changed) |
Branch: | slaclab/flake8 |
Notes:
Description
- Added python linter to travic CI
- Fixed some bugs in the python code
- Caught by the linter
- Some mics code header clean up
Patch Release
Description
- Rename tox.ini to .flake8
Patch Release
Pull Requests
Pull Request Details
v3.1.2 release candidate
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Wed Feb 12 15:46:36 2020 -0800 |
Pull: | #56 (256 additions, 42 deletions, 18 files changed) |
Branch: | slaclab/pre-release |
Notes:
Description
- Add anaconda recipe #55
- bug fix for 7-series FPGA and User General Purpose AXI Interface
- XilinxKcu105App.xdc update
- Updating submodule checks
Add anaconda recipe
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Wed Feb 12 08:25:52 2020 -0800 |
Pull: | #55 (153 additions, 3 deletions, 6 files changed) |
Branch: | slaclab/conda_package |
Notes:
Patch Release
Pull Requests
- #53 - v3.1.1 release candidate
- #51 - Rogue updates
- #52 - Move update script
- #50 - TKEEP_MODE_C = TKEEP_COUNT_C,
Pull Request Details
v3.1.1 release candidate
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Thu Jan 23 15:37:00 2020 -0800 |
Pull: | #53 (447 additions, 365 deletions, 9 files changed) |
Branch: | slaclab/pre-release |
Notes:
Description
Rogue updates
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Thu Jan 16 20:57:44 2020 -0800 |
Pull: | #51 (328 additions, 294 deletions, 6 files changed) |
Branch: | slaclab/rogue-update |
Notes:
Description
- Split PcieAxiVersion class into its own file
- Add utility class for creating rogue stream and memory interfaces
- Rewrite class into two separate functions
- Add generic root class for an AXI-PCIE card
Move update script
Author: | Ryan Herbst rherbst@slac.stanford.edu |
Date: | Tue Jan 21 09:10:05 2020 -0800 |
Pull: | #52 (91 additions, 43 deletions, 1 files changed) |
Branch: | slaclab/move_update |
Notes:
This moves the updatePcieFpga.py script into the axiPcie package. This will help avoid name conflicts and will allow the update script to be executed with the following command after it is installed in a release:
python -m axiPcie.updateFpga
TKEEP_MODE_C = TKEEP_COUNT_C,
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Thu Jan 16 20:58:28 2020 -0800 |
Pull: | #50 (1 additions, 1 deletions, 1 files changed) |
Branch: | slaclab/AxiPcieGpuAsyncCore-update |
Notes:
AXI DMA V2 uses TKEEP_COUNT_C to help meet timing
Minor Release
- #49 - v3.1.0 release candidate
- #48 - Support for a direct async dma to/from a NVIDIA GPU
- #47 - adding general purpose user AXI interface
- #46 - adding hardware/SlacPgpCardG4
Pull Request Details
v3.1.0 release candidate
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Thu Jan 16 08:58:05 2020 -0800 |
Pull: | #49 (51220 additions, 2545 deletions, 116 files changed) |
Branch: | slaclab/pre-release |
Notes:
Description
Support for a direct async dma to/from a NVIDIA GPU
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Wed Jan 15 17:02:02 2020 -0800 |
Pull: | #48 (49462 additions, 2513 deletions, 81 files changed) |
Branch: | slaclab/gpu_async_new |
Notes:
Includes commits from #47
adding general purpose user AXI interface
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Wed Jan 15 16:13:41 2020 -0800 |
Pull: | #47 (48637 additions, 2513 deletions, 76 files changed) |
Branch: | slaclab/user-maxi |
Notes:
Description
- adding general purpose user AXI interface to shared/rtl/AxiPcieCrossbar.vhd
- adding general purpose user AXI interface to hardware/XilinxKcu1500
- logic optimization of the AxiPcieCrossbarIpCore
- Help with getting unused DMA lanes' BRAM and LUTs optimized away
adding hardware/SlacPgpCardG4
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Mon Dec 9 13:56:06 2019 -0800 |
Pull: | #46 (1726 additions, 0 deletions, 25 files changed) |
Branch: | slaclab/SlacPgpCardG4 |
Notes:
Description
- adding hardware/SlacPgpCardG4
- renaming SlacPgpCardGen3 to SlacPgpCardG3
Major Release
Pull Requests
- #45 - v3.0.0 release candidate
- #43 - Refactor for use of VHDL Libraries
- #44 - Refactor for new memory generics in SURF
Pull Request Details
v3.0.0 release candidate
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Thu Nov 21 08:39:26 2019 -0800 |
Pull: | #45 (980 additions, 553 deletions, 109 files changed) |
Branch: | slaclab/pre-release |
Notes:
Description
Refactor for use of VHDL Libraries
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Mon Nov 18 15:56:54 2019 -0800 |
Pull: | #43 (820 additions, 540 deletions, 107 files changed) |
Branch: | slaclab/vhdl-lib |
Notes:
This change refactors the code to expect SURF and modules and packages to be in a
surf
VHDL library.It also refactors the code to place it's own modules and packages in an
axi_pcie_core
library.This PR can't be merged until the corresponding changes in
surf
are merged.
Refactor for new memory generics in SURF
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Tue Nov 19 13:49:45 2019 -0800 |
Pull: | #44 (9 additions, 9 deletions, 2 files changed) |
Branch: | slaclab/memeory_type_g |
Notes:
The
BRAM_EN_G
generic is nowMEMORY_TYPE_G
.
Patch Release
Pull Requests
- #42 - v2.2.1 release candidate
Pull Request Details
v2.2.1 release candidate
Author: | Larry Ruckman ruckman@slac.stanford.edu |
Date: | Wed Oct 23 09:55:01 2019 -0700 |
Pull: | #42 (275 additions, 20 deletions, 11 files changed) |
Branch: | slaclab/pre-release |
Notes:
Description
- Updating the Ultrascale+ builds to use URAM for the DMA descriptors
- ip/MigClkConvt reorg.
- updating surf and ruckus submodule locks