Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Update JTAG logic and testing infrastracture #177

Merged
merged 117 commits into from
Oct 19, 2022
Merged

Update JTAG logic and testing infrastracture #177

merged 117 commits into from
Oct 19, 2022

Conversation

gabriele-tombesi
Copy link
Member

No description provided.

jdwellman and others added 30 commits May 13, 2021 01:39
…y and NLP accelerators

Add definition and link to generated RTL for Harvard U. Systolic Array, NLP and EdgeBERT accelerators
jzuckerman and others added 4 commits October 15, 2022 20:24
Conflicts:
	.gitmodules
	accelerators/catapult_hls/common/systemc.mk
	rtl/sockets/jtag/jtag_test.vhd
	rtl/tiles/asic/asic_tile_acc.vhd
	rtl/tiles/asic/asic_tile_cpu.vhd
	rtl/tiles/asic/asic_tile_empty.vhd
	rtl/tiles/asic/asic_tile_io.vhd
	rtl/tiles/asic/asic_tile_mem.vhd
	rtl/tiles/asic/asic_tile_mem_ddr.vhd
	rtl/tiles/asic/asic_tile_slm.vhd
	rtl/tiles/asic/asic_tile_slm_ddr.vhd
	socs/epochs0-gf12/EPOCHS0_TOP.vhd
	socs/epochs0-gf12/fpga_proxy_top.vhd
	soft/ariane/opensbi
	tools/accgen/accgen.sh
	tools/socgen/esp_creator.py
	tools/socgen/esp_creator_batch.py
	tools/socgen/soc.py
	tools/socgen/socmap_gen.py
	utils/make/accelerators.mk
	utils/make/esp.mk
	utils/make/vivado.mk
	utils/toolchain/build_leon3_toolchain.sh
	utils/toolchain/build_riscv32imc_toolchain.sh
	utils/toolchain/build_riscv_toolchain.sh
@gabriele-tombesi gabriele-tombesi merged commit 90fc2f4 into dev Oct 19, 2022
jzuckerman added a commit that referenced this pull request Feb 3, 2023
- Enable FPGA deployment of ASIC testing proxy with constraints and synthesis targets
- Add FPGA emulation option for ASIC designs with dual-FPGA testing setup
- Improvements to JTAG-based debug unit and accompanying testing flow 

Co-authored-by: Joseph Zuckerman <jzuck@cs.columbia.edu>
@jzuckerman jzuckerman deleted the fpga-proxy branch July 11, 2024 16:22
@jzuckerman jzuckerman restored the fpga-proxy branch July 11, 2024 16:42
@jzuckerman jzuckerman deleted the fpga-proxy branch July 11, 2024 20:22
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

9 participants