Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Replace router with SystemVerilog implementation #194

Merged
merged 1 commit into from
Jun 4, 2023
Merged

Replace router with SystemVerilog implementation #194

merged 1 commit into from
Jun 4, 2023

Conversation

paulmnt
Copy link
Member

@paulmnt paulmnt commented Mar 22, 2023

Refactoring the implementation of the NoC router in order to remove dead code and improve code readability.

Signed-off-by: Paolo Mantovani <pmantovani@google.com>
@paulmnt paulmnt requested a review from jzuckerman March 22, 2023 13:12
@paulmnt paulmnt added the enhancement New feature or request label Mar 22, 2023
@jzuckerman jzuckerman changed the base branch from master to dev June 4, 2023 22:58
@jzuckerman jzuckerman merged commit a931bf3 into dev Jun 4, 2023
@jzuckerman jzuckerman deleted the noc branch June 4, 2023 23:01
jzuckerman pushed a commit that referenced this pull request Mar 22, 2024
Signed-off-by: Paolo Mantovani <pmantovani@google.com>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
enhancement New feature or request
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants