

# Analytical Modeling of Semiconductor Losses in Matrix Converters

Bingsen Wang      Giri Venkataramanan  
Department of Electrical and Computer Engineering  
University of Wisconsin-Madison  
1415 Engineering Drive  
Madison, WI 53706 USA  
[bingsen@cae.wisc.edu](mailto:bingsen@cae.wisc.edu); [giri@engr.wisc.edu](mailto:giri@engr.wisc.edu)

**Abstract**— Analytical models for estimating semiconductor losses are commonly used for heatsink selection in the design process of power converters. While such models are established and widely known for different dc-dc converters, rectifiers and inverters, they have not been developed for matrix converters. Therefore, one has to resort to the use of numerical simulation for this purpose. Although numerical simulation is a straightforward approach as long as the power switching devices are properly modeled, it is typically time consuming and requires accurate physical models for the device. In this paper, an analytical approach to characterizing the semiconductor losses of the conventional matrix converter (CMC) and the indirect matrix converter (IMC) is presented. The analytical results are verified against the simulation results from a detailed numerical model under a wide variety of operating conditions.

**Keywords**— *conduction loss; conventional matrix converter (CMC); indirect matrix converter (IMC); simulation; switching loss;*

## I. INTRODUCTION

Since the introduction of high frequency synthesis approach for ac-ac power conversion proposed by Venturini in 1980 [1-3], significant research effort has been dedicated to the matrix converter due to its attractive features, such as high quality input and output waveforms and high power density [4-12]. The focus of much of the work has been mainly on topology, modulation, and commutation aspects, while definitive models for loss characterization have not been fully developed. Since the converter topology eliminates internal energy storage elements, the converter footprint is predominantly determined by the heat sink for the semiconductors. And in order to properly size the heat sink, estimation of the power loss/dissipation with acceptable accuracy is a key step.

Common practice of power loss estimation has been through the use of numerical time series simulation. Although the numerical simulation is a very straightforward procedure as long as the power switching

devices are properly modeled, it is typically time consuming and this is particularly true if various different operating conditions need to consider. Furthermore, the loss predictions are a strong function of the accuracy of the physical models available for simulation, while most widely available semiconductor loss models are behavioral. It is known that the fidelity of loss simulations may vary by quite a wide factor in repeating actual thermal performance [13]. In contrast, the analytical approach to predicting power losses is a much more favored alternative due to its ability of fast profiling, based on readily available behavioral models for semiconductors.

Estimation of conduction loss and switching loss for voltage source and current source converters have been established [14-18]. In this paper, an analytical approach to power loss calculation for conventional matrix converter (CMC) and the indirect matrix converter (IMC) are explored. This paper is organized as follows. In Section II, the simplified loss model of the power devices, namely insulated gate bipolar transistors (IGBTs) and diodes, are reviewed. In Section III, the conduction loss and switching loss are derived for the CMC topology. The conduction loss and switching loss are derived for the IMC topology in Section IV. In Section V, analytical results are verified against the simulation results for CMC and IMC topology followed by a comparison. The contributions of the paper are summarized in the concluding Section VI.

## II. SEMICONDUCTOR LOSS MODEL

Typically, three operating modes can be categorized for the semiconductor power devices in a power converter: ‘on’, ‘off’ and ‘transition’ modes. The power loss when the *device* is off is usually negligible compared to the ‘on’ mode and ‘transition’ modes, in which the associated losses are commonly denoted as conduction and switching losses, respectively. The conduction loss can be modeled by power dissipation caused by the voltage drop across the device and the current through the device. The voltage drop is approximated by the linear dependence on the current.

$$\begin{aligned} v_{CE}(i_C) &= V_{CE0} + r_{CE} i_C \\ v_F(i_F) &= V_{F0} + r_F i_F \end{aligned} \quad (1)$$

where  $v_{CE}$  and  $v_F$  are the voltage drop across the IGBT and the diode for current  $i_C$  and  $i_F$ , respectively.  $r_{CE}$  and  $r_F$  are the incremental resistance of the IGBT and the diode.  $V_{CE0}$  and  $V_{F0}$  are the forward voltages when the current is zero (or quite small) [18].

The switching loss is characterized by the switching loss energy associated with each switching event. The switching energy is generally assumed proportional to the blocking voltage and the conducting current at the instant of switching event [18].

$$E_{sw} = E_{swR} \frac{v}{V_R} \frac{i}{I_R} \quad (2)$$

where  $E_{swR}$  is the switching energy at the reference voltage  $V_R$  and reference current  $I_R$ , which are typically the test conditions of in device datasheets; and  $v$  and  $i$  are the actual operating voltage and current in the particular application.

For IGBT, there are switching losses,  $E_{on}$  and  $E_{off}$ , associated with both turn-on and turn-off processes. While for diodes, the switching loss is typically caused by the reverse recovery ( $E_{rr}$ ) mechanism, which only occurs during turn-off of a diode.

### III. CMC LOSS CALCULATION

As shown in Fig. 1, the topology of the CMC is represented by three single-pole-triple-throw (SPTT) switches. Each bidirectional throw  $S_{mn}$  ( $m, n = 1, 2, 3$ ) is realized by two IGBTs and two diodes.

The input voltages and output currents are given by

$$\begin{aligned} v_{ik}(t) &= V_i \cos\left(\alpha_i(t) - (k-1)\frac{2\pi}{3}\right) \\ i_{ok}(t) &= I_o \cos\left(\beta_o(t) - (k-1)\frac{2\pi}{3}\right) \end{aligned} \quad (3)$$

where  $k = 1, 2, 3$ ; The phase angle of the input voltage and output currents can be expressed as  $\alpha_i(t) = \omega_i t + \alpha_{i0}$  and  $\beta_o(t) = \omega_o t + \beta_{o0}$ , with  $\omega_i$  and  $\omega_o$  being the fundamental frequency of the input voltage and output current, respectively.

#### A. Conduction Losses

At any instant, the output currents flow through one IGBT and one diode. Based on the balanced three phase output currents given in (3), only one SPTT is considered and the total conduction loss is calculated by multiplying three times. Only a quarter of the period is needed to integrate due to the output current waveform symmetry.

$$P_{c\_CMC} = 3 \frac{2}{\pi} \int_0^{\pi/2} [v_{CE}(i_{o1}) + v_F(i_{o1})] i_{o1} d\beta_o \quad (4)$$

Substituting the current  $i_{o1}$  in (3) and the diode/IGBT characteristics in (1) into (4) results in the closed-form expression for the conduction loss of the CMC




Fig. 1 Simplified schematic of the conventional matrix converter topology represented by three SPTT switches

$$P_{c\_CMC} = \frac{6}{\pi} (V_{CE0} + V_{F0}) I_o + \frac{3}{2} I_o^2 (r_{CE} + r_F) \quad (5)$$

It can be observed that the conduction loss is only determined by the peak value of the output current and is not affected by the operating conditions such as modulation index or power factor.

#### B. Switching Losses

Since the switching loss depends on the alternating blocking voltage of each throw, the commutation sequence will affect the switching loss. In this analytical development, a typical double-sided switching pattern is assumed [19]. Due to the symmetry of the balanced three-phase systems at input and output terminals, only one SPTT switch is considered. In Fig. 2, the switching functions  $h_{11}$ ,  $h_{21}$  and  $h_{31}$  for throws  $S_{11}$ ,  $S_{21}$  and  $S_{31}$  of switch SPTT1 are illustrated. There are four commutation events in one switching cycle  $T_s$ , which is assumed constant. The commutation voltage associated with each commutation event is labeled in Fig. 2.

For the topology shown in Fig. 1, during the commutation between throws, neither overlap nor dead-time is allowed since overlap means short circuit to the input voltages and dead-time means open circuit to the output currents. One way to work around this is to make the commutation happen in several steps [20]. The current-based four-step commutation scheme is assumed in deriving the analytical expression for the switching losses although the methodology adopted here can be extended to other schemes, such as voltage-based commutation. The current-based four-step commutation scheme is explained here for completeness.




Fig. 2 Illustration of switching functions for throws  $S_{11}$ ,  $S_{21}$ , and  $S_{31}$  with double-sided switching pattern.

The explanation proceeds with the example of commutating current  $i_{o1}$  from throw  $S_{11}$  to  $S_{21}$ . As illustrated in Fig. 3, if the current  $i_{o1}$  is positive, the current initially flows through the IGBT  $T_{11\_1}$  and Diode  $D_{11\_2}$ . The IGBT  $T_{11\_1}$  is first turned off and no energy loss is involved since  $T_{11\_1}$  is previously not carrying any current. Then  $T_{21\_1}$  is turned on. If the commutation voltage  $v_{12}$  is negative, there will be turn-on loss with  $T_{21\_1}$  and reverse recovery loss with  $D_{11\_2}$ . Otherwise, nothing will happen until the next instant when  $T_{11\_1}$  is turned off. When  $T_{11\_1}$  is turned off, there will be turn-off energy loss with  $T_{11\_1}$ . The final step is to turn on  $T_{21\_2}$ . Thus, the exact instant when actual commutation happens depends on the polarity of the commutation voltage. As indicated in Fig. 3, for positive  $v_{12}$  the commutation occurs when  $T_{21\_1}$  is switched on. For native  $v_{12}$ , the commutation occurs when  $T_{11\_1}$  is switched off.

Similar analysis can be carried out for the case of negative  $i_{o1}$ . Furthermore, the commutation process from  $S_{21}$  to  $S_{11}$  has been carried out to complete one commutation cycle between  $S_{11}$  and  $S_{21}$ . The switching energy losses for the commutation between  $S_{11}$  and  $S_{21}$  for different pole current and throw voltage polarities are summarized in TABLE I.

TABLE I. SWITCHING ENERGY LOSSES FOR THE COMMUTATION BETWEEN  $S_{11}$  AND  $S_{21}$

	$I_{o1} > 0$		$I_{o1} < 0$	
	$S_{11} \rightarrow S_{21}$	$S_{21} \rightarrow S_{11}$	$S_{11} \rightarrow S_{21}$	$S_{21} \rightarrow S_{11}$
$v_{12} > 0$	$E_{off\_T11\_1}$	$E_{on\_T11\_1}$ $E_{rr\_D21\_2}$	$E_{on\_T21\_2}$ $E_{rr\_D11\_1}$	$E_{off\_T21\_2}$
$v_{12} < 0$	$E_{on\_T21\_1}$ $E_{rr\_D11\_2}$	$E_{off\_T21\_1}$	$E_{off\_T11\_2}$	$E_{on\_T11\_2}$ $E_{rr\_D21\_1}$




Fig. 3 Circuit schematic and actual switching function waveforms illustrating four step commutation from  $S_{11}$  to  $S_{21}$

The observations from the table can be generalized that, for the two commutation events comprising a complete switching cycle, there are (i) one turn-on loss transient, and (ii) one turn-off loss transient for the IGBT; and (iii) one recovery energy loss for the diode. A similar table is possible for the commutation of between  $S_{21}$  and  $S_{31}$ , difference being the commutation voltage  $v_{23}$  instead of  $v_{12}$ . Thus, the total switching energy loss of one SPTT in one switching cycle can be calculated by

$$E_{sw/Ts} = (E_{on\_T} + E_{off\_T} + E_{rr\_D}) \frac{(|v_{12}| + |v_{23}|) |i_{o1}|}{V_R I_R} \quad (6)$$

where  $E_{on\_T}$ ,  $E_{off\_T}$ ,  $E_{rr\_D}$  are the turn-on and turn off energy of the IGBT and the reverse recovery energy of the diode per switching event, respectively, with the loss reference conditions being  $V_R$  and  $I_R$ .

If the switching frequency is much higher than the fundamental frequency of input voltage and output current, the average switching power loss over time interval  $T$  can be estimated using the integral

$$P_{sw/T} = f_s \left( \frac{E_{on\_T} + E_{off\_T} + E_{rr\_D}}{V_R I_R} \right) \frac{1}{T} \int_0^T (|v_{12}| + |v_{23}|) |i_{o1}| dt \quad (7)$$

The fundamental frequency of the input is typically different from the output frequency. It follows that the integration interval must be sufficiently long to overcome possible low “beating” frequency of the integrand in (7). So, any attempt to characterize the loss of the matrix converter via simulation will be challenging unless particular input-output frequency ratio has been chosen, which does not result in extreme low “beating” frequency. Notice that  $|v_{12}|$ ,  $|v_{23}|$  and  $|i_{o1}|$  can be expanded to Fourier

series and the average loss coming from harmonics can be neglected if the input and output frequency ratio is not integer, which is generally true for variable frequency drive applications. Using this process the total switching loss of the converter can be determined to be

$$P_{sw\_CMC} = \frac{24\sqrt{3}}{\pi^2} f_s (E_{on\_T} + E_{off\_T} + E_{rr\_D}) \frac{V_{I_o}}{V_R I_R} \quad (8)$$

#### IV. IMC LOSS CALCULATION

As shown in Fig. 4, the IMC (also called the dual bridge matrix converter) is composed of two bridges, which are treated as the current source bridge (CSB) at the input terminals and the voltage source bridge (VSB) at the output terminals. One important advantage with this topology is the simple commutation of the bidirectional switches as identified in [21]. By utilizing the zero link current created by the VSB, the CSB can commute without overlap-time or dead-time. In this discussion, the CSB is modulated in such way that one of the three input phases a, b or c with maximum reference current amplitude is connected to the dc link for the entire switching period and the return dc link current is split between the other two phases [22]. The VSB modulation is very similar to the ordinary VSI modulation except that the amplitude of the modulation functions of its throws appropriately modified to result in sinusoidal input currents and output voltages [22]. The input voltages and output currents still follow the definitions described in (3).

##### A. Conduction Losses

It is relatively easy to estimate the conduction loss of the CSB since the link current always flows through two IGBTs and two diodes in the CSB. Noticing that the link current  $i_p$  is discontinuous due to the VSB switching as illustrated in Fig. 5, we may first calculate the average conduction loss of the CSB over one switching period as

$$P_{c\_avg/T_s} = 2 \frac{1}{T_s} \left[ \int_{T_s} (V_{CE0} + V_{F0}) i_p dt + \int_{T_s} (r_{CE} + r_F) i_p^2 dt \right] \quad (9)$$

$$= 2(V_{CE0} + V_{F0}) i_{p\_avg/T_s} + 2(r_{CE} + r_F) i_{p\_rms/T_s}^2$$

in terms of average and rms dc link currents over one switching period, which can be derived for  $0 < \alpha_o(t) < \pi/3$

$$i_{p\_avg/T_s} = \frac{3}{4} M(t) I_o \cos(\phi_o); \quad (10)$$

$$i_{p\_rms/T_s}^2 = \frac{3M(t)I_o^2}{4} \left[ \cos\left(\alpha_o(t) + \frac{\pi}{3}\right) + \frac{1}{2} \sin(3\alpha_o(t) + 2\phi_o) \right]$$

where  $M(t)$  is the the amplitude of the modulating functions of the VSB expressed as  $m_1$ ,  $m_2$ , and  $m_3$  which defined by

$$m_k = \frac{1 + M(t) \cos(\alpha_o(t) - (k-1)2\pi/3)}{2} \quad (11)$$

where  $\alpha_o(t) = \omega_o t + \alpha_{o0}$ ,  $k \in \{1, 2, 3\}$ .  $M(t)$  is the modulation function amplitude, which is time varying at frequency of  $6\omega_i$  to synthesize the sinusoidal input current. The detailed derivation of (10) is found in Appendix A.




Fig. 4 Simplified schematic of the IMC topology using IGBTs and diodes.




Fig. 5 Carrier based modulation for the VSB.  $m_{1,2,3}$  are modulation functions of the upper throws in the VSB.

Combining (9), (10) and (11), the average conduction loss of the CSB may be determined as

$$P_{c\_CSB} = \frac{9}{2\pi} (V_{CE0} + V_{F0}) M_o I_o \cos \phi_o + \frac{3\sqrt{3}}{2\pi^2} (r_{CE} + r_F) M_o I_o^2 (1 + 4 \cos^2 \phi_o) \quad (12)$$

To calculate the conduction loss of the VSB, the top IGBT and diode in VSB phase-leg "1" is considered. The conduction loss of the top IGBT can be written as

$$P_{c\_Tp} = \frac{1}{T} \int_0^T i_{o1} v_{CE}(i_{o1}) \frac{[\text{sign}(i_{o1}) + 1]}{2} \frac{[m_{o1}(t) + 1]}{2} dt \quad (13)$$

The conduction loss of the top diode in the same phase-leg is

$$P_{c\_Dp} = \frac{1}{T} \int_0^T -i_{o1} v_F(-i_{o1}) \frac{[\text{sign}(-i_{o1}) + 1]}{2} \frac{[m_{o1}(t) + 1]}{2} dt \quad (14)$$

The conduction loss of the VSB can be calculated by

$$P_{c\_VSB} = 6 \left[ \frac{(V_{CE0} + V_{F0}) I_o}{2\pi} + \frac{(r_{CE} + r_F) I_o^2}{8} + \frac{3}{8\pi} (V_{CE0} - V_{F0}) I_o M_o \cos \phi_o + \frac{(r_{CE} - r_F) I_o^2}{\pi^2} M_o \cos \phi_o \right] \quad (15)$$

The expression (15) says the conduction loss of the VSB is affected by the modulation index and the output power factor angle due to the different characteristics of the IGBT and the diode, which is reasonable because the modulation index and the power factor angle will affect the relative duty ratios of the IGBTs and the diodes.

### B. Switching Losses

Since the CSB only commutates only when the link current  $i_p$  is zero, there is no switching loss in the CSB. As shown in Fig. 5, there are six commutation events associated with the VSB in each switching cycle  $T_s$ . Due to the three phase symmetry of the output current, the loss in one phase leg alone needs to be determined and the total switching loss is estimated to be three times as much. During each switching period, the VSB commutation voltage (link voltage) will take one of the values of the two different input line-line voltages shown in bold in Fig. 6.

Using this formulation, the switching loss of the VSB can be expressed as

$$P_{sw\_VSB} = 3f_s \frac{1}{\theta} \int_0^\theta (E_{on} + E_{off} + E_{rr}) \frac{(v_{pn1} + v_{pn2})i_{ol}}{V_R I_R} \frac{1 + \text{sign}(i_{ol})}{2} d\omega t \quad (16)$$

Evaluating the integral, (16) can be simplified to

$$P_{sw\_VSB} = \frac{27}{\pi^2} f_s (E_{on} + E_{off} + E_{rr}) \frac{V_i}{V_R} \frac{I_o}{I_R} \cos(\phi) \quad (17)$$

It can be seen the IMC switching loss varies with the input power factor. The switching losses peak at unity input power factor.

## V. SIMULATION VERIFICATION AND DISCUSSION

To verify the analytical solutions derived in proceeding sections, the detail numerical model has been built using Matlab SimuLink™. The key parameters used in simulation are listed in TABLE II. The device parameters are based on the datasheet of SEMIKRON IGBT module SKM 75GB123D.

Selected quantities of the current and voltage waveforms for CMC and IMC obtained from the simulations are illustrated in Fig. 7 and Fig. 8 respectively.




Fig. 6 Commutation voltage of the VSB with input power factor of  $\phi_i$




Fig. 7 Simulation waveforms of CMC: from top to bottom are input voltage  $v_i$ , input current  $i_i$ , output voltage (phase-to-load-neutral)  $v_o$  and output current  $i_o$ . Switching frequency of 3 kHz is chosen to show the waveforms with legible resolution.




Fig. 8 Simulation waveforms of IMC: from top to bottom are input voltage  $v_i$ , input current  $i_i$ , output voltage (phase-to-load-neutral)  $v_o$ , output current  $i_o$ , link voltage  $v_{dc}$ , and link current  $i_{dc}$ . Switching frequency of 3 kHz is chosen to show the waveforms with legible resolution.

TABLE II. SWITCHING ENERGY LOSSES FOR THE COMMUTATION BETWEEN  $S_{11}$  AND  $S_{21}$

Reference conditions	$V_R$ (V)	600	$I_R$ (A)	50
IGBT	$V_{CE0}$ (V)	1.6	$E_{on\_T}$ (mJ)	8
	$r_{CE}$ (m $\Omega$ )	30	$E_{off\_T}$ (mJ)	5
Diode	$V_{F0}$ (V)	1.2	$E_{rr\_D}$ (mJ)	2.5
	$r_F$ (m $\Omega$ )	18		
Input (l-n)	$V_i$ (V <sub>rms</sub> )	120	$\omega_i$ (rad/s)	$2\pi \times 60$
Output	$I_o$ (A <sub>rms</sub> )	20	$\omega_o$ (rad/s)	$2\pi \times 40$
Switching frequency	$f_s$ (kHz)	10		

The semiconductor losses of IMC and CMC are plotted in Fig. 9 as functions of the modulation index. The per-unitized quantities are used to provide the common basis for comparison between the two different topologies. In the figure, the thin solid line, dashed line, dotted line and dash-dotted line are plots of analytical solution of the IMC losses with different input/output power factor angles. The markers on those lines are plots of the simulation results under the corresponding operation condition. The thick solid line and the markers are analytical and simulated results of the CMC losses, which are not affected by any of the operating conditions. The tight match between the analytical solution and simulation results validates the effectiveness of analytical approach developed in Section III and IV.

It can be observed from Fig. 9 at low modulation indices, the IMC has lower losses than CMC. Of course the break point relates to the different operating conditions of the IMC as indicated in the figure. For IMC, among the four different operating conditions, the losses with the  $\phi_i = 0$  and  $\phi_o = 0$  are maximum.

To better illustrate the relation, a separate 3-D plot of the IMC losses as function of the input/output power factor angle is presented in Fig. 10 using the analytical solution. It can be clearly seen the IMC losses peak at the operating point of  $\phi_i, \phi_o = 0$ .

In Fig. 9, all the plots are computed at the same switching frequency of 10 kHz. For different switching frequencies, the power losses of IMC and CMC are plotted in Fig. 11 to show the differences in dependency to switching frequency variations. In this comparison, the IMC power losses are plotted for different modulation indices with  $\phi_i, \phi_o = 0$ . It is observed that for high modulation indices, the IMC has higher losses than CMC. For case of modulation index = 0.75 as plotted in the figure, there is break point where the IMC losses become lower than CMC as the frequency goes higher since the CMC losses are more ‘sensitive’ to the switching frequency.




Fig. 9 Simulated and analytical power losses for CMC and IMC for different operating conditions. The lines are plots of analytical solutions and the markers on lines are the simulation results for the corresponding operating conditions.




Fig. 10 Variation of the IMC losses vs input and output power factor angle  $\phi_i$  and  $\phi_o$  at modulation index = 1

## VI. CONCLUSIONS

In this paper, an analytical approach to characterizing the semiconductor losses for two classes of matrix converters, namely CMC and IMC, has been developed. The analytical solutions are verified against numerical results from detailed simulation built on the SimuLink model. A close match between the analytical and simulated results under various operating conditions validates the effectiveness of the proposed approach.




Fig. 11 Variation of power losses IMC and CMC at different switching frequencies.

It has been found power losses of the CMC and IMC respond quite differently to different operating conditions. The power losses of CMC increase as switching frequency increases while they remain invariant regardless the input and output power factors and voltage transfer ratio (or modulation index) variation. The power losses of IMC increase as the switching frequency increases, but at a smaller slope compared to the CMC. Furthermore, the IMC power losses depend on the modulation index, and input/output power factor angle and peak when modulation index is 1.0 and the input and output power factor angles are zeros. In summary the IMC tends to perform better at higher switching frequency and lower modulation index than CMC in terms of the power losses.

The analytical model presented in the paper can be readily used in computer mathematical calculation programs like a spreadsheet to estimate loss calculations in matrix converter as a rapid computer aided design tool. They may also be used in system level optimization for evaluating the effect of variations in operating conditions during thermal cycling, startup conditions, load transients, etc. in sinusoidal input/output conditions. The systematic methodology of loss estimation can be further extended to study system performance under alternate modulation algorithms, input and output waveforms and non-sinusoidal input/output conditions.

#### ACKNOWLEDGMENT

The authors would like to acknowledge support from the Wisconsin Electric Machine and Power Electronics Consortium (WEMPEC) at the University of Wisconsin-Madison. The work made use of ERC shared facilities supported by the National Science Foundation (NSF) under AWARD EEC-9731677.

#### APPENDIX A

With reference to Fig. 5, the averaged link current over one switching cycle is

$$\begin{aligned} i_{p\_avg} &= -(m_2 - m_3)i_{o3} + (m_1 - m_2)i_{o1} \\ &= \frac{\sqrt{3}M I_o}{2} \left[ \cos(\alpha_o(t) + \pi/2) \cos(\beta_o(t) + 2\pi/3) + \right. \\ &\quad \left. \cos(\alpha_o(t) + \pi/6) \cos(\beta_o(t)) \right] \\ &= \frac{\sqrt{3}M I_o}{2} \cos(\phi) \cos(\pi/6) \\ &= \frac{3}{4} M I_o \cos(\phi) \end{aligned} \quad (18)$$

The rms value current of the link current over one switching cycle is

$$\begin{aligned} i_{dc\_rms}^2 &= (m_2 - m_3)^2 i_{o3}^2 + (m_1 - m_2)^2 i_{o1}^2 \\ &= \frac{\sqrt{3}M(t)I_o^2}{2} \left[ \cos^2(\alpha_o(t) + \pi/2) \cos^2(\beta_o(t) + 2\pi/3) + \right. \\ &\quad \left. \cos^2(\alpha_o(t) + \pi/6) \cos^2(\beta_o(t)) \right] \\ &= \frac{\sqrt{3}M(t)I_o^2}{4} \left[ \frac{1}{2} \left[ \cos\left(3\alpha_o(t) + 2\phi_o - \frac{\pi}{6}\right) + \cos\left(\alpha_o(t) + 2\phi_o + \frac{5\pi}{6}\right) \right] + \right. \\ &\quad \left. \frac{1}{2} \left[ \cos\left(3\alpha_o(t) + 2\phi_o + \frac{\pi}{6}\right) + \cos\left(\alpha_o(t) + 2\phi_o - \frac{\pi}{6}\right) \right] \right] \\ &= \frac{\sqrt{3}M(t)I_o^2}{4} \left[ \sqrt{3} \cos\left(\alpha_o(t) + \frac{\pi}{3}\right) \right. \\ &\quad \left. \frac{1}{2} \left[ \cos\left(3\alpha_o(t) + 2\phi_o - \frac{\pi}{6}\right) \right] + \frac{1}{2} \left[ \cos\left(3\alpha_o(t) + 2\phi_o + \frac{\pi}{6}\right) \right] \right] \\ &= \frac{3M(t)I_o^2}{4} \left[ \cos\left(\alpha_o(t) + \frac{\pi}{3}\right) + \frac{1}{2} \sin(3\alpha_o(t) + 2\phi_o) \right] \end{aligned} \quad (19)$$

#### REFERENCES

- [1] M. Venturini, "A new sinewave in, sinewave out conversion technique eliminates reactive elements" in *Proc. POWERCON '80*, 1980, pp. E3-1.
- [2] A. Alesina and M. G. B. Venturini, "Solid-state power conversion; a Fourier analysis approach to generalized transformer synthesis," *IEEE Transactions on Circuits and Systems*, vol. CAS-28, no. 4, pp. 319, 1981.
- [3] M. Venturini and A. Alesina, "The generalised transformer: a new bidirectional sinusoidal waveform frequency converter with continuously adjustable input power factor," in *PESC '80 Record. IEEE Power Electronics Specialists Conference*, Atlanta, GA, USA, 1980, pp. 242.
- [4] P. W. Wheeler, J. C. Clare, L. Empringham, M. Bland, and K. G. Kerris, "Matrix converters," *IEEE Industry Applications Magazine*, vol. 10, no. 1, pp. 59, 2004.
- [5] P. W. Wheeler, J. Rodriguez, J. C. Clare, L. Empringham, and A. Weinstein, "Matrix converters: a technology review," *IEEE Transactions on Industrial Electronics*, vol. 49, no. 2, pp. 276, 2002.
- [6] P. W. Wheeler, J. C. Clare, D. Katsis, L. Empringham, M. Bland, and T. Podlesak, "Design and construction of a 150 KVA matrix converter induction motor drive," in *Second IEE International Conference on Power Electronics, Machines and Drives (Conference Publication No.498)*, Edinburgh, UK, 2004, pp. 719.
- [7] S. Angkititrakul and R. W. Erickson, "Control and implementation of a new modular matrix converter," in *APEC 2004. Nineteenth*



- Annual IEEE Applied Power Electronics Conference and Exposition (IEEE Cat. No.04CH37520)*, Anaheim, CA, USA, 2004, pp. 813.
- [8] M. Aten, C. Whitley, G. Towers, P. Wheeler, J. Clare, and K. Bradley, "Dynamic performance of a matrix converter driven electro-mechanical actuator for an aircraft rudder," in *Second IEE International Conference on Power Electronics, Machines and Drives (Conference Publication No.498)*, Edinburgh, UK, 2004, pp. 326.
  - [9] E. H. Miliani, D. Depernet, J. M. Kauffmann, and A. Lacaze, "Experimental control of matrix converter for active generator," in *2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551)*, Aachen, Germany, 2004, pp. 2899.
  - [10] R. Kazemzadeh and J. M. Kauffmann, "Power flow study in connection a generator to a power grid via a natural commutated matrix converter (NCMC)," in *2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551)*, Aachen, Germany, 2004, pp. 2894.
  - [11] D. Katsis, P. Wheeler, J. Clare, and P. Zanchetta, "A three-phase utility power supply based on the matrix converter," in *Conference Record of the 2004 IEEE Industry Applications Conference. 39th IAS Annual Meeting (IEEE Cat. No.04CH37569)*, Seattle, WA, USA, 2004, pp. 1447.
  - [12] L. S. Large, A. Green, S. C. Mason, S. Bhatia, J. C. Clare, P. Zanchetta, L. Empringham, and P. W. Wheeler, "Matrix converter solution for aircraft starting," in *IEE Seminar Matrix Converters (Digest No.03/10100)*, Birmingham, UK, 2003, pp. 5.
  - [13] M. T. Aydemir, A. Bendre, and G. Venkataramanan, "A critical evaluation of high power hard and soft switched isolated DC-DC converters," in *Conference Record of the 2002 IEEE Industry Applications Conference. 37th IAS Annual Meeting (Cat. No.02CH37344)*, Pittsburgh, PA, USA, 2002, pp. 1338-45.
  - [14] L. K. Mestha and P. D. Evans, "Analysis of on-state losses in PWM inverters," *IEE Proceedings B (Electric Power Applications)*, vol. 136, no. 4, pp. 189-95, 1989.
  - [15] J. Bergauer, L. Schindele, and M. Braun, "Optimised space vector control reducing switching losses in current source inverters," in *9th International Conference and Exhibition on Power Electronics and Motion Control. EPE - PEMC 2000 Kosice. Proceedings*, Kosice, Slovakia, 2000, pp. 3-40.
  - [16] J. W. Kolar, F. C. Zach, and F. Casanellas, "Losses in PWM inverters using IGBTs," *IEE Proceedings-Electric Power Applications*, vol. 142, no. 4, pp. 285-8, 1995.
  - [17] A. M. Trzynadlowski and S. Legowski, "Minimum-loss vector PWM strategy for three-phase inverters," *IEEE Transactions on Power Electronics*, vol. 9, no. 1, pp. 26-34, 1994.
  - [18] M. H. Bierhoff and F. W. Fuchs, "Semiconductor losses in voltage source and current source IGBT converters based on analytical derivation," in *PESC Record - IEEE Annual Power Electronics Specialists Conference*, Aachen, Germany, 2004, pp. 2836-2842.
  - [19] D. Casadei, G. Serra, A. Tani, and L. Zarri, "Matrix converter modulation strategies: a new general approach based on space-vector representation of the switch state," *IEEE Transactions on Industrial Electronics*, vol. 49, no. 2, pp. 370-81, 2002.
  - [20] N. Burany, "Safe control of four-quadrant switches," in *Conference Record of the IEEE Industry Applications Society Annual Meeting (Cat. No.89CH2792-0)*, San Diego, CA, USA, 1989, pp. 1190.
  - [21] L. Wei and T. A. Lipo, "A novel matrix converter topology with simple commutation," in *Conference Record of the 2001 IEEE Industry Applications Conference. 36th IAS Annual Meeting (Cat. No.01CH37248)*, Chicago, IL, USA, 2001, pp. 1749.
  - [22] B. Wang and G. Venkataramanan, "A carrier based PWM algorithm for indirect matrix converters," in *Proceedings of 37th IEEE Power Electronics Specialists Conference*, Jeju, Korea, June 18-22, 2006.