
SOM1A
JTAG_TMS
JTAG_TDI
CARRIER_SRST#
FPGA_DONE
JX1_SE_1
JX1_LVDS_1_P
JX1_LVDS_1_N
JX1_LVDS_3_P
JX1_LVDS_3_N
JX1_LVDS_5_P
JX1_LVDS_5_N
JX1_LVDS_7_P
JX1_LVDS_7_N
JX1_LVDS_9_P
JX1_LVDS_9_N
JX1_LVDS_11_P
JX1_LVDS_11_N
JX1_LVDS_13_P
JX1_LVDS_13_N
JX1_LVDS_15_P
JX1_LVDS_15_N
VIN_HDR
JX1_LVDS_17_P
JX1_LVDS_17_N
JX1_LVDS_19_P
JX1_LVDS_19_N
JX1_LVDS_21_P
JX1_LVDS_21_N
VCCO_34
JX1_LVDS_23_P
JX1_LVDS_23_N
BANK13_LVDS_1_P
BANK13_LVDS_1_N
BANK13_LVDS_3_P
BANK13_LVDS_3_N
DXP_0_P
DXN_0_N
JTAG_TCK
JTAG_TDO
PWR_ENABLE
FPGA_VBATT
JX1_SE_0
JX1_LVDS_0_P
JX1_LVDS_0_N
JX1_LVDS_2_P
JX1_LVDS_2_N
JX1_LVDS_4_P
JX1_LVDS_4_N
JX1_LVDS_6_P
JX1_LVDS_6_N
JX1_LVDS_8_P
JX1_LVDS_8_N
JX1_LVDS_10_P
JX1_LVDS_10_N
JX1_LVDS_12_P
JX1_LVDS_12_N
JX1_LVDS_14_P
JX1_LVDS_14_N
JX1_LVDS_16_P
JX1_LVDS_16_N
JX1_LVDS_18_P
JX1_LVDS_18_N
JX1_LVDS_20_P
JX1_LVDS_20_N
JX1_LVDS_22_P
JX1_LVDS_22_N
BANK13_LVDS_0_P
BANK13_LVDS_0_N
BANK13_LVDS_2_P
BANK13_LVDS_2_N
VP_0_P
VN_0_N
MicroZed
SOM1B
TXD_CHN_1
RXD_CHN_1
SDA_CHN_2
SCL_CHN_2
VCCIO_EN
GPIO_0
GPIO_2
GPIO_4
GPIO_6
GPIO_8
GPIO_10
GPIO_12
CLK_CHN_1
MOSI_CHN_1
CLK_CHN_2
MOSI_CHN_2
CLK_CHN_3
MOSI_CHN_3
RX_CHN_1
RX_CHN_2
U1_EN
U7_EN
U4_EN
U9_EN
T/R
MIO10
MIO12
MIO9
MIO15
PG_1V8
VIN_HDR
JX2_SE_1
JX2_LVDS_1_P
JX2_LVDS_1_N
JX2_LVDS_3_P
JX2_LVDS_3_N
JX2_LVDS_5_P
JX2_LVDS_5_N
JX2_LVDS_7_P
JX2_LVDS_7_N
JX2_LVDS_9_P
JX2_LVDS_9_N
JX2_LVDS_11_P
JX2_LVDS_11_N
JX2_LVDS_13_P
JX2_LVDS_13_N
JX2_LVDS_15_P
JX2_LVDS_15_N
JX2_LVDS_17_P
JX2_LVDS_17_N
JX2_LVDS_19_P
JX2_LVDS_19_N
VCCO_35
JX2_LVDS_21_P
JX2_LVDS_21_N
JX2_LVDS_23_P
JX2_LVDS_23_N
BANK13_LVDS_5_P
BANK13_LVDS_5_N
VCCO_13
BANK13_SE_0
MIO13
MIO11
MIO0
MIO14
INIT#
PG_CARRIER
JX2_SE_0
JX2_LVDS_0_P
JX2_LVDS_0_N
JX2_LVDS_2_P
JX2_LVDS_2_N
JX2_LVDS_4_P
JX2_LVDS_4_N
JX2_LVDS_6_P
JX2_LVDS_6_N
JX2_LVDS_8_P
JX2_LVDS_8_N
JX2_LVDS_10_P
JX2_LVDS_10_N
JX2_LVDS_12_P
JX2_LVDS_12_N
JX2_LVDS_14_P
JX2_LVDS_14_N
JX2_LVDS_16_P
JX2_LVDS_16_N
JX2_LVDS_18_P
JX2_LVDS_18_N
JX2_LVDS_20_P
JX2_LVDS_20_N
JX2_LVDS_22_P
JX2_LVDS_22_N
BANK13_LVDS_4_P
BANK13_LVDS_4_N
BANK13_LVDS_6_P
BANK13_LVDS_6_N
MicroZed
J3
5-146280-2
C6
100n
C7
22 uF
GND
5V
PWR_EN
R3
680 Ω
D1
R4
430 Ω
VCCIO_EN
R5
220 Ω
D2
R6
120 Ω
R7
1K Ω
2,5V
U
TL431AIDBZT
C8
100n
J2
VBAT
C17
100n
C18
22 uF
REG_EN
U25
EN
VIN
FB
SW
LMR10510XMFX/NOPB
C10
100n
C11
22 uF
L1
3,3 uH
D3
C12
100n
C13
22 uF
VCCIO
C9
DNP
R8
45,3 K Ω
R9
107K Ω
R10
36K Ω
J1
5-146257-3
R11
10K Ω
C14
DNP
R12
3K Ω
R13
3,74K Ω
R14
1K Ω
C15
100n
VCC
Output
IN+
IN-
U26
R16
1K Ω
R17
1,5K Ω
C16
100n
R15
100K Ω
Title
Size
A3
Number
Revision
Date:
1/17/2021
Sheet of
File:
C:\Users\..\microzed_schematic.SchDoc
Drawn By: