

# TTC 2.0 Documentation

TTC 2.0 Documentation SpaceLab, Universidade Federal de Santa Catarina, Florianópolis - Brazil

# TTC 2.0 Documentation *March*, 2023

### **Project Chief:**

Eduardo Augusto Bezerra <eduardo.bezerra@spacelab.ufsc.br>

#### **Authors:**

Gabriel Mariano Marcelino <gabriel.marcelino@spacelab.ufsc.br>
André Martins Pio de Mattos <andre.mattos@spacelab.ufsc.br>
Miguel Boing <miguel.boing@spacelab.ufsc.br>

### **Contributing Authors:**

Sara Vega Martinez Vitória Beatriz Bianchin Yan Castro de Azeredo

## **Revision Control:**

Version	Author	Changes	Date
0.0	G. M. Marcelino	Document creation	2021/04/01
0.1	G. M. Marcelino	First release	2021/06/16
0.2	G. M. Marcelino	General improvements and updates	2022/05/17
0.3	G. M. Marcelino, M. Boing	General improvements and updates	2022/11/04
0.4	M. Boing	Firmware updates	2023/03/19



© 2023 by SpaceLab. TTC 2.0 Documentation. This work is licensed under the Creative Commons Attribution–ShareAlike 4.0 International License. To view a copy of this license, visit http://creativecommons.org/licenses/by-sa/4.0/.

# List of Figures

1.1 1.2	3D view of the TTC 2.0 PCB	1
2.1 2.2 2.3 2.4 2.5 2.6 2.7	Block diagram of the TTC 2.0 hardware.  Surfaces of the 3D model of the TTC 2.0 board.  Reference diagram of the PC-104 bus (top view of a generic module).  Board dimensions for the TTC 2.0 module.  Top layer of the TTC 2.0 layout.  Bottom layer of the TTC 2.0 layout.  Block diagram of the RF4463F30 module.	3 4 5 11 12 13
3.1 3.2	Product tree of the firmware of the TTC 2.0 module	16 20
4.1 4.2 4.3 4.4	Format of an NGHam packet	24 27 28 29
A.1 A.2	Top view of the TTC 2.0 v0.1.1 board	34 34

# List of Tables

2.3	PC-104 bus pinout	6 9 10
3.1	List of commands	15
3.2	Format of the command's answers	15
	Variables and parameters of the TTC 2.0	18
	List of TTC 2.0 Tasks with configuration parameters	20
4.1	NGHam packets sizes	25
4.2	NGHam header flags	25
4.3		26
4.4	EPS Server configuration parameter	28
4.5	EPS Server configuration parameter	29

# Contents

Lis	st of F	igures		V
Lis	st of 7	Tables		vii
N	omeno	clature		vii
1	Intro	duction	1	1
	1.1	Produc	ct tree	. 1
2	Har	dware		3
	2.1	Specifi	ications	. 3
	2.2	Electri	ical interfaces	. 4
		2.2.1	PC-104 bus	. 5
		2.2.2	Dedicated electrical interfaces	. 5
	2.3	Mecha	anical interfaces	. 9
	2.4	Printe	d Circuit Board (PCB)	. 10
		2.4.1	Dimensions	
		2.4.2	Layout	. 10
	2.5	Periph	nerals	
		2.5.1	Power sensor	
		2.5.2	External watchdog timer	
		2.5.3	Radio module	
3	Firm	ıware		15
	3.1	Produc	ct tree	. 15
	3.2	Comma	ands	. 15
	3.3	Variab	les and Parameters	. 17
	3.4	Layers	5	. 18
		3.4.1	Hardware Abstraction Layer (HAL)	. 19
		3.4.2	<b>5</b> , ,	
		3.4.3	Devices	. 19
		3.4.4	RTOS	
		3.4.5	System	
		3.4.6	Tasks	
		3.4.7	Libraries	
		3.4.8	Tests	. 21

## Contents

4	Ope	eration	23
	4.1	Packet transmission	23
	4.2	Telecommand reception	23
	4.3	·	23
			24
			26
	4.4		-° 27
	4.5		_, 28
	1.5		28 28
			20 28
		T.J.2 ODDIT Server	20
Re	feren	nces	31
Аp	pend	lices	33
Α	Test	Report of v0.1.1 Version	33
	A.1	Visual Inspection	33
	A.2	Firmware Programming	33
	A.3	Communication Busses	35
	A.4		35
			<b>а</b> г
		A.4.1 Input Voltage	35
		r · · · · · · · · · · · · · · · · · · ·	კე 35

## **CHAPTER 1**

## Introduction

The TTC 2.0 is a Telemetry, Tracking and Command module designed for nanosatellites. It is one of the service modules developed for the GOLDS-UFSC CubeSat Mission [1].

The module is a direct upgrade from the TTC of FloripaSat-1 [2], which grants a flight heritage rating. The improvements focus on providing a cleaner and more generic implementation than the previous version, more reliability in software and hardware implementations, and adaptations for the new mission requirements. All the project, source, and documentation files are available freely on a GitHub repository [3] under the GPLv3 (firmware) and CERN OHLv2 (hardware) licenses.




Figure 1.1: 3D view of the TTC 2.0 PCB.

## 1.1 Product tree

The product tree of the TTC 2.0 module can be divided into three branches: hardware, firmware, and documentation. A diagram of the product tree is available in Figure 1.2.




Figure 1.2: Product tree of the TTC 2.0 module.

This chapter presents a description of the hardware project of the TTC 2.0 module. As the primary reference, a block diagram can be seen in Figure 2.1. Also, a 3D model of both sides of the PCB is available in Figure 2.2.





Figure 2.1: Block diagram of the TTC 2.0 hardware.

The following sections present a further description of the hardware project.

# 2.1 Specifications

The TTC 2.0 has two microcontrollers (MSP430FR6659) that run at a clock of 32 MHz, a RAM of 64 kB (SRAM), a flash memory of 512 kB for code storage, and another one of 128 kB for data storage. The TTC 2.0 also has current, voltage, and temperature sensors and two radio modules for RF communication. A brief description of the general specifications of the TTC 2.0 module is available below:

• Microcontroller: MSP430F6659



(a) Upper surface of the TTC 2.0 PCB.

(b) Lower surface of the TTC 2.0 PCB.

Figure 2.2: Surfaces of the 3D model of the TTC 2.0 board.

• Clock: 32 MHz

• Memories:

- RAM: 64 kB (SRAM)

- Flash: 512 kB (code) and 128 kB (storage)

• Sensors: Voltage, current and temperature

• Modulation: (G)FSK and/or (G)MSK

• Baudrate: 1200 to 9600 bps

• Frequency: 145-146 MHz, 435-438 MHz, and/or 450 MHz bands

• Protocol: NGHam

• Interfaces: UART, I<sup>2</sup>C and SPI

• Mass: 73 q

• Main bus: PC-104 standard

# 2.2 Electrical interfaces

Below is a description of all available electrical interfaces of the TTC 2.0 module. The interfaces can be divided into PC-104 bus and dedicated interfaces.

#### 2.2.1 PC-104 bus

The connector PC-104 is a junction of two double rows 26 pin headers (SSW-126-04-G-D by default). These connectors create a solid 104-pin interconnection across the different satellite modules. Table 2.1 provides the connector pinout<sup>1</sup> for the pins that are connected to the module. A reference of the pins' position can also be seen in Figure 2.3, and a description of the signal is available in Table 2.2.




Figure 2.3: Reference diagram of the PC-104 bus (top view of a generic module).

This project's distribution pattern of pins is a mix of multiple patterns from CubeSat module manufacturers, like GomSpace, ISISpace, and EnduroSat. Some pins are positioned to attend to specific project requirements; this way, it is possible that the adopted pattern is only partially compatible with some commercial modules or other custom projects.

#### 2.2.2 Dedicated electrical interfaces

The module also contains other electrical interfaces through pin headers and PicoBlade connectors that are used to flash code and as debug port of microcontrollers (CN5, CN3, CN4, CN6) and serial communication for a status report and log messages (CN7, CN8). The C9 connector switches the TTC 2.0 power supply to the MSP-FET. The CN1 and CN2 are antenna interfaces (I<sup>2</sup>C bus and power), and Y0, Y1 are MCX connectors to be used

<sup>&</sup>lt;sup>1</sup>This pinout is simplified since additional interfaces were omitted.

Pin Row	H1 Odd	H1 Even	H2 Odd	H2 Even
1-2				
	_	_	_	_
3-4	_	_	- DA 4 HADT DV	_
5-6	-	-	RA_1_UART_RX	-
7-8	GPIO_6	GPIO_7	RA_1_UART_TX	GPIO_0
9–10	RA_1_SPI_INT	RA_1_EN	_	_
11-12	RA_0_SPI_INT	RA_0_EN	RA_1_SPI_MOSI	RA_1_SPI_CLK
13-14	-	_	RA_1_SPI_CS	RA_1_SPI_MISO
15-16	-	_	_	-
17-18	-	-	-	GPIO_1
19-20	-	GPIO_2	-	GPIO_3
21-22	_	_	-	GPIO_4
23-24	_	_	-	_
25-26	-	_	-	-
27-28	-	_	VCC_3V3	VCC_3V3
29-30	GND	GND	GND	GND
31-32	GND	GND	GND	GND
33-34	-	_	-	_
35-36	RA_0_SPI_CLK	_	VCC_3V3_ANT	VCC_3V3_ANT
37-38	RA_0_SPI_MISO	_	_	_
39-40	RA_0_SPI_MOSI	RA_0_SPI_CS	_	_
41-42	_	_	_	GPIO_5
43-44	-	_	-	_
45-46	-	_	-	_
47-48	_	_	_	_
49-50	VCC_5V_RA_0	VCC_5V_RA_0	_	_
51-52	VCC_6V_RA_1	VCC_6V_RA_1	-	_

Table 2.1: PC-104 bus pinout.

as the RF interface with the antennas. More details of each of these connectors, like the pinout, can be seen in Table 2.3.

Connector	lmage	Interface	Туре	Pins
CN1	SU3RO CON CON CON CON CON CON CON CON CON CO	I <sup>2</sup> C	PicoBlade	3V3 3V3 I2C_SDA I2C_SCL GND GND

Continues on next page

3V3 3V3 I2C\_SDA I2C\_SCL CN2  $I^2C$ PicoBlade GND GND 3V3 TDO\_TDI TCK CN5 JTAG PicoBlade UART\_TX UART\_RX **GND** 3V3 TDO\_TDI TCK CN6 JTAG PicoBlade UART\_TX UART\_RX GND  $\mathsf{TX}$ RX CN7 **UART** PinHeader **GND** 

Continues on next page

PicoBlade CN8 **UART** GND 3V3 CN9 Jumper Pin Header TDO\_TDI 3V3 None None None None TCK JTAG CN3 Pin Header None **GND** None None UART\_TX None UART\_RX Continues on next page

TX RX




Table 2.3: Dedicated electrical interfaces.

# 2.3 Mechanical interfaces

The TTC 2.0 board has four mounting holes to fix the module into the CubeSat mechanical structure. These mounting holes are 3,2 mm in diameter and positioned on each corner of the PCB. These holes can be seen in Figures 2.2(a) and 2.2(b).

Signal	Pin(s)	Description
GND	H1-29/30/31/32,	Ground reference
	H2-29/30/31/32	
VCC_3V3	H2-27, H2-28	TTC power supply (3,3 V)
VCC_3V3_ANT	H2-35, H2-36	Antenna power supply (3,3 V)
VCC_5V_RA_0	H1-49, H1-50	Radio 0 power supply (5 V)
VCC_6V_RA_1	H1-51, H1-52	Radio 1 power supply (6 V)
RA_0_SPI_CLK	H1-35	CLK signal of the radio 0 SPI bus
RA_0_SPI_MISO	H1-37	MISO signal of the radio 0 SPI bus
RA_0_SPI_MOSI	H1-39	MOSI signal of the radio 0 SPI bus
RA_0_SPI_CS	H1-40	CS signal of the radio 0 SPI bus
RA_0_SPI_INT	H1-11	INT signal of the radio 0 SPI bus
RA_1_SPI_CLK	H2-12	CLK signal of the radio 0 SPI bus
RA_1_SPI_MISO	H2-14	MISO signal of the radio 0 SPI bus
RA_1_SPI_MOSI	H2-11	MOSI signal of the radio 0 SPI bus
RA_1_SPI_CS	H1-13	CS signal of the radio 0 SPI bus
RA_1_SPI_INT	H1-9	INT signal of the radio 0 SPI bus
RA_1_UART_RX	H2-5	RX signal of the radio 1 UART
RA_1_UART_TX	H2-7	TX signal of the radio 1 UART
RA_0_EN	H1-11	Radio 0 power enable
RA_1_EN	H1-9	Radio 1 power enable
GPIO_N	H1-7/8/19,	GPIO pin (not used)
	H2-8/18/20/22/42	

Table 2.2: PC-104 bus signal description.

# 2.4 Printed Circuit Board (PCB)

This section presents some detailed information about the PCB of the TTC 2.0 module.

#### 2.4.1 Dimensions

The TTC PCB dimensions follow the CubeSats industry standards defined by ISISpace and GomSpace, with a size of 89,15 mm by 92,13 mm [4]. The outline is specifically defined to improve the physical integration of modules and payloads into the mechanical structure. A drawing with the board dimensions is available in Figure 2.4.

# 2.4.2 Layout

The TTC 2.0 module contains only two layers: top and bottom, as presented in Figures 2.2(a) and 2.2(b).

To design the layout, the Altium Designer<sup>2</sup> software was used.

Simple PCBs with common manufacturing specifications were used to test and develop the module. These PCBs were defined as Engineering Models (EM). The Flight Model (FM, or the boards that fly with the satellite) of the boards have the following manufacturing specifications:

<sup>&</sup>lt;sup>2</sup>https://www.altium.com/




Figure 2.4: Board dimensions for the TTC 2.0 module.

• PCB specs.: IPC 6012 Class 3

• PCB thickness: 1,6 mm

Material: TG170 FR-4

• Surface finish: ENIG

• **Board finish**: Conformal coating application

# 2.5 Peripherals

The TTC 2.0 have some peripherals besides the microcontrollers, like sensors, watchdog timers, and radio modules. These peripherals are better described in this section.

## 2.5.1 Power sensor

The board has power sensors (model INA226AQDGSRQ1 from Texas Instruments) that use an I $^2$ C interface to communicate with the microcontroller. There are four of these sensors in the module, one for each microcontroller and one for each radio module. It monitors voltage and current from a given bus through a shunt resistor (with a resistance of 0, 1  $\Omega$ ). The final measurement is continuous and made by an average of 128 measurements with an interval of 588  $\mu$ s between each other.




Figure 2.5: Top layer of the TTC 2.0 layout.

# 2.5.2 External watchdog timer

Besides the internal watchdog of the microcontroller, there is also a redundant external one. For that, the TPS3823 IC from Texas Instruments is used. It has an integrated voltage monitor and a watchdog timer, with a timeout of 1600 ms. The boards have two of these ICs, one for each microcontroller.

### 2.5.3 Radio module

One of the main components of the board is the radio module (NiceRF RF4463F30), which uses an SPI interface to be controlled by the microcontroller. The radio has a dedicated power source of 5V directly from the PC-104 bus. The output power of the RF signal generated by the radio is 30 dBm (1 W). The radio is half-duplex and has an integrated power amplifier and an RF switch, as shown in Figure 2.7.




Figure 2.6: Bottom layer of the TTC 2.0 layout.




Figure 2.7: Block diagram of the RF4463F30 module.

## **CHAPTER 3**

**Firmware** 

This chapter describes the main characteristics of the firmware part of the TTC module.

## 3.1 Product tree

The product tree of the firmware part of the TTC 2.0 module is available in Figure 3.1. This product tree follows the architecture of the firmware, being divided according to the firmware layers.

## 3.2 Commands

To externally control and access the TTC module, some commands are available through the serial interfaces of the board. The commands are almost identical for both microcontrollers (except the command answering behavior) and are available on all interfaces. A list with the commands is available in Table 3.1. The format of the commands' answers can be seen in Table 3.2.

ID	Name	Content	Interface
0	NOP	None	SPI
1	Read parameter	Parameter ID $(1B)$ + Value $(4B)$ + Checksum $(2B)$	SPI
2	Write parameter	Parameter ID $(1B)$ + Value $(4B)$ + Checksum $(2B)$	SPI
3	Transmit packet	Packet data (1-220B) + Checksum (2B)	SPI/UART
4	Receive packet	Packet data (1-220B) + Checksum (2B)	SPI

Table 3.1: List of commands.

ID	Name	Content
1	Read parameter	Parameter ID (1B) + Value (4B) + Checksum (2B)
2	Write parameter	None
3	Transmit packet	None
4	Receive packet	Packet data (1-220B) + Checksum (2B)

Table 3.2: Format of the command's answers.




Figure 3.1: Product tree of the firmware of the TTC 2.0 module.

All commands are composed of an ID field (1 byte), the content of the command, and a checksum at the end of the command (2 bytes). The used checksum algorithm is the CRC16-CCITT (initial value = 0x0000, polynomial = 0x1021). The CRC value is calculated with the entire packet (ID field + command content).

A description of each command is available below:

- NOP (No Operation, ID = 1): This command does nothing on the TTC; it is used for reading operations on the SPI interface when an answer to a telecommand is required.
- Read parameter/variable (ID = 1): This command is used to read a parameter or variable of the TTC module. It is composed of the command ID (1 byte), the parameter ID (1 byte), and the checksum value (2 bytes). After receiving the command, the answer with the parameter's value can be read with the NOP command (using the SPI interface, with the UART interface, the answer is immediately transmitted). The answer is composed of the command ID (1 byte), the parameter ID (1 byte), the parameter or variable value (4 bytes), and the checksum value (2 bytes).
- Write parameter/variable (ID = 2): This command is used to write a value to a given

parameter or variable when allowed. It is composed of the command ID (1 byte), the parameter ID (1 byte), the new value of the parameter (4 bytes), and the checksum value (2 bytes). This command has no answer.

- Transmit packet (ID = 3): This command is used to transmit a packet through the radio link of each microcontroller. It is composed of the command ID (1 byte), the payload of the packet (1 to 220 bytes), and the checksum value (2 bytes). After receiving it, the TTC immediately transmits a new NGHam packet if the transmissions are enabled. This command has no answer.
- Receive packet (ID = 4): This command is used to read a received packet through the radio link (stored in the internal FIFO of the microcontrollers of the TTC). It comprises just the command ID (1 byte) and the checksum value (2 bytes). After receiving it, the TTC immediately allows access to the first available packet. The answer to this command, composed of the command ID (1 byte), the packet content (1 to 220 bytes), and the checksum value (2 bytes) can be read using the NOP command.

## 3.3 Variables and Parameters

A list of all the variables of TTC with their identification number (ID) and variable type that can be read from the sensors and peripherals can be seen in Table 3.3.

ID	Name/Description	Туре	Access
	· · · · · · · · · · · · · · · · · · ·		
0	Device ID (0xCC2A or 0xCC2B)	uint16	R
1	Hardware version	uint8	R
2	Firmware version (ex.: "v1.2.3" = $0x00010203$ )	uint32	R
3	Time counter in milliseconds	uint32	R
4	Reset counter	uint16	R
	Last reset cause:		
	-0x00 = No interrupt pending		
	-0x02 = Brownout (BOR)		
	-0x04 = RST/NMI (BOR)		
	-0x06 = PMMSWBOR (BOR)		
	-0x08 = Wakeup from LPMx.5 (BOR)		
	- 0x0A = Security violation (BOR)		
	-0x0C = SVSL (POR)		
5	-0x0E = SVSH (POR)	i.n40	R
3	$-0x10 = SVML_OVP (POR)$	uint8	К
	$-0x12 = SVMH_OVP (POR)$		
	-0x14 = PMMSWPOR (POR)		
	-0x16 = WDT  time out (PUC)		
	- 0x18 = WDT password violation (PUC)		
	. , ,		
	-0x1C = Reserved		
	-0x1E = PERF peripheral/configuration area fetch (PUC)		
	-0x22 to $0x3E = Reserved$		
	- $0x1E = PERF$ peripheral/configuration area fetch (PUC) - $0x20 = PMM$ password violation (PUC)		

6 7 8 9 10 11 12 13 14	Input voltage of the $\mu$ C in mV Input current of the $\mu$ C in mA Temperature of the $\mu$ C in K Input voltage of the radio in mV Input current of the radio in mA Temperature of the radio in K Last valid command (uplink packet ID) RSSI of the last valid telecommand Temperature of the antenna module in K Antenna module status bits:	uint16 uint16 uint16 uint16 uint16 uint16 uint8 uint16 uint16	R R R R R R R R
15	<ul> <li>Bit 15: The antenna 1 is deployed (0) or not (1)</li> <li>Bit 14: Cause of the latest activation stop for antenna 1</li> <li>Bit 13: The antenna 1 deployment is active (1) or not (0)</li> <li>Bit 11: The antenna 2 is deployed (0) or not (1)</li> <li>Bit 10: Cause of the latest activation stop for antenna 2</li> <li>Bit 9: The antenna 2 deployment is active (1) or not (0)</li> <li>Bit 8: The antenna is ignoring the deployment switches (1) or not (0)</li> <li>Bit 7: The antenna 3 is deployed (0) or not (1)</li> <li>Bit 6: Cause of the latest activation stop for antenna 3</li> <li>Bit 5: The antenna 3 deployment is active (1) or not (0)</li> <li>Bit 4: The antenna system independent burn is active (1) or not (0)</li> <li>Bit 3: The antenna 4 is deployed (0) or not (1)</li> <li>Bit 2: Cause of the latest activation stop for antenna 4</li> <li>Bit 1: The antenna 4 deployment is active (1) or not (0)</li> </ul>	uint16	R
16	- Bit 0: The antenna system is armed (1) or not (0)  Antenna deployment status (0=never executed, 1=executed)	uint8	R
17	Antenna deployment hibernation (0=never executed, 1=executed)	uint8	R
18	TX enable $(0=off, 1=on)$	uint8	R/W
19	TX packet counter	uint32	R
20	RX packet counter (valid packets)	uint32	R
21	TX packets available in the FIFO buffer	uint8	R
22	RX packets available in the FIFO buffer	uint8	R
23	Number of bytes of the first available packet in the RX buffer	uint16	R

Table 3.3: Variables and parameters of the TTC 2.0.

Each variable can be read or written using the commands "Read Parameter" and/or "Write Parameter". Some variables can just be read, as seen in the most right column of Table 3.3. When a variable is less than 32 bits long, it is left filled with zeros during a read or write operation (ex.: the value 0xAB becomes 0x000000AB).

# 3.4 Layers

The firmware flow of development goes from the low-level implementation (far right), with HA layer being register-level operation, to Tasks Layer with very abstract and high-level

code.

## 3.4.1 Hardware Abstraction Layer (HAL)

The HAL layer is the API DriverLib developed by Texas Instruments; it includes register manipulating functions to accelerate development. The TTC 2.0 uses HAL to handle GPIO operations and serial communications such as SPI, UART, and I<sup>2</sup>C.

### 3.4.2 Drivers

Driver Layer is created to have the flexibility of the HAL layer but contains only the necessary abstraction to be still generic enough to support all the functionalities needed in Devices or other Drivers modules.

#### 3.4.3 Devices

In this level of abstraction, the devices are used to create specific configurations with the Drivers Layer to build functions used in the Tasks layer. In opposition to the Drivers layer, the Devices do not communicate between themselves and are only used inside Tasks.

#### 3.4.4 RTOS

The TTC 2.0 uses FreeRTOS kernel. Using an RTOS-based kernel enables the system to regularly maintain routine functions such as housekeeping, sensor reading, checking for receptions, and dealing with specific delays used in hardware, such as the radio. The priority level of a task dictates who has the most preference for execution. Initial delay and period are used to determine the delay time to execute the task initialization after a boot; this regulates the time between the task executions. The stack is the amount of memory delimited to execute a task.

# 3.4.5 **System**

The System layer is used for housekeeping and management routines; it contains the system log, clock setup, and hooks. Its executions occur in almost all the TTC 2.0 abstraction layers (except the Tests layer), mostly for log purposes, as seen in Figure 3.2.

#### 3.4.6 Tasks

Tasks are the FreeRTOS threads equivalent and are the uppermost abstraction layer of code inside the TTC 2.0 flow of execution. Each task is designated a priority level, initial delay, period, and stack size as shown in Table 3.4.

Each of the tasks presented in Table 3.4 is described below:

- **Automatic Beacon**: Automatically transmits a beacon packet if no transmission command is received within 60 seconds.
- **Command Processing**: Process incoming commands (physical interfaces).
- **Heartbeat**: Blinks a status LED at a rate of 1 Hz. Both microcontrollers have a status LED. This LED indicates that the scheduler is up and running.



Figure 3.2: Example of log feedback received from TTC 2.0 during debug.

Name	Priority	Initial delay [ms]	Period [ms]	Stack [bytes]
Automatic Beacon	High	60000	60000	300
Command Processing	Highest	0	100	500
Heartbeat	Lowest	0	500	160
Housekeeping	Medium	2000	10000	160
Radio Reset	High	60000	60000	128
Startup	Medium	0	Aperiodic	128
System Reset	Medium	0	36000000	128
Time Control	Medium	1000	1000	128
Uplink	Highest	2000	500	500
Watchdog Reset	Lowest	0	100	150

Table 3.4: List of TTC 2.0 Tasks with configuration parameters.

- Housekeeping: This task manages the general operation of the TTC.
- Radio Reset: Resets the radio at 600 seconds.
- **Startup**: Initializes all the devices and peripherals, and variables of the TTC 2.0 module (boot sequence).
- System Reset: Resets the microcontroller by software every 10 hours.

- **Time Control**: Manages the system time by loading the saving the time counter from/to the FRAM memory.
- **Uplink Manager**: Monitors the radio module for upcoming packages and stores it in memory.
- Downlink Manager: Monitors for radio request from other tasks and manages downlink FIFO.
- **OBDH Server**: Read requests and send response from the SPI bus.
- EPS Server: Read only transmit requests from UART bus.
- Watchdog Reset: Resets both watchdog timers (internal and external) at every 100 milliseconds.

## 3.4.7 Libraries

The Libraries are used for algorithm purposes and are not related to any hardware. Their function removes the redundancy of creating multiple identical structures for different driver modules.

#### 3.4.8 Tests

Tests are used to verify and validate the Drivers and Devices' developed functionality. There are three types of tests: the static test uses the MISRA C: 2012 [5] guidelines to check for C safety standards, the unitary tests use the Cmocka<sup>1</sup> library with mockups of the hardware, to validate the module in an algorithmic level, and the last test verifies the integration between hardware and firmware.

<sup>&</sup>lt;sup>1</sup>https://cmocka.org/

## **CHAPTER 4**

**Operation** 

This chapter describes general aspects of the TTC operation, like details of the used communication protocol, how to transmit a packet, how the telecommand reception works, and so on.

### 4.1 Packet transmission

To transmit a packet, the command "Transmit Packet" must be used (section 3.2). When the TTC receives this command through one of its command interfaces, a new NGHam packet is generated with the command content as the packet's payload. After the NGHam packet is generated, it is transmitted immediately through the air using the respective TTC's radio.

# 4.2 Telecommand reception

When a new valid telecommand is received, it is stored in an internal queue with five positions and 300 bytes available for each position. The new packet is discarded if the queue is full and there are no available positions to store the telecommands.

A telecommand is only stored if it is a valid NGHam packet, and only the payload of the NGHam packet is stored. Each telecommand can be up to 220 bytes long, according to the NGHam protocol definitions.

The received and stored telecommand can be read with the command read packet, as described in section 3.2. After a telecommand is read, it is deleted from the internal queue of the TTC module. The number of available telecommands and the length in bytes of the first queue position can be read using the command "Read Parameter", as also described in section 3.2 and 3.3.

# 4.3 Communication protocol

The communication protocol used with the satellite is the NGHam [6]. The NGHam protocol stands for Next Generation Ham Radio, a protocol designed for packet communication. It is similar to the classical AX.25 [7] protocol, but with the idea of using a FEC (Forward Error Correction) algorithm to increase the robustness, as defined in [8]:

"...a link protocol partly inspired by AX.25. To improve the link reliability, it features Reed Solomon codes for Forward Error Correction (FEC). This makes

the data transmission more robust compared to, i.e., AX.25, which does not directly implement FEC on the link layer."

It was initially developed in the context of the CubeSat NUTS-1 (NTNU Test Satellite) development by the Norwegian University of Science and Technology (NTNU). This library is based on the implementation of Jon Petter Skagmo (LA3JPA), available in [9].

#### 4.3.1 Packet fields

The Figure 4.1 presents a diagram with packet format and the data fields of the NGHam protocol.




Figure 4.1: Format of an NGHam packet.

Next, there is a brief description of each one of those fields.

#### Preamble

Considering a data rate of 9600 bps, 4 bytes are typically used for the preamble. This sequence is an alternation of ones and zeros:  $4 \times 0 \times AA$  (0b10101010).

#### Sync. word

The sync. word is a sequence of bits used for packet synchronization. With this sequence, the receiver can detect the start of a new packet. In NGHam, the sync. word is composed of 32 bits, following the pattern: 0x5D, 0xE6, 0x2A, 0x7E.

#### Size tag

This field indicates one of the seven possible packet sizes. It is a 24 bits tag and is made very robust by keeping a hamming distance of 13 bits between all vectors. The seven possible tags are listed in Table 4.1.

Size Num.	Tag	Reed-Solomon Config.	Max. Data Size
1	59, 73, 205	RS(47, 31)	up to 28 bytes of data
2	77, 218, 87	RS(79, 63)	up to 60 bytes of data
3	118, 147, 154	RS(111, 95)	up to 92 bytes of data
4	155, 180, 174	RS(159, 127)	up to 124 bytes of data
5	160, 253, 99	RS(191, 159)	up to 156 bytes of data
6	214, 110, 249	RS(223, 191)	up to 188 bytes of data
7	237, 39, 52	RS(255, 223)	up to 220 bytes of data

Table 4.1: NGHam packets sizes.

#### Reed-Solomon block

The Reed-Solomon code block (or just RS block) is the field with packet payload and parity data. It is divided into two parts: data and parity bytes. The data bytes are subdivided into four fields: header, payload, checksum, and padding. Each one of these fields is described below.

**Header** The header byte is the first data byte of the RS block. It is divided as presented in Table 4.2.

Bits	Purpose
7 to 6	Reserved
5	Extension on
4 to 0	Padding size (in bytes)

Table 4.2: NGHam header flags.

The extension bit indicates if the extension frame is enabled or not. The padding size bits are the number of padding bytes presented in the respective packet (0 to 31).

**Payload** The payload field is where the "useful" packet data is stored. As presented in the Size Tag field description above, each of the seven size groups allows a maximum number of bytes in the packet payload. The maximum possible length of the payload for an NGHam packet is 220 bytes. If more data need to be transmitted, it should be divided into chunks of 220 bytes and transmitted in separate packets.

**Checksum** There is a checksum field after the payload data to ensure data correctness and a first stage before running the Reed-Solomon correction algorithm. The used checksum algorithm is the CRC16-CCITT 5, with the following configuration:

Polynomial: 0x1021

• Initial value: 0xFFFF

• Final XOR value: 0xFFFF

The CRC16 value is computed from the header and the payload fields.

If the CRC16 value is correct, the Reed-Solomon chain is skipped, and the packet is directly considered valid. This way, the checksum field also allows a performance improvement.

**Padding** To ensure the right packet length for the Reed-Solomon coding in use, if the payload content is less than the maximum allowed, the data field of the RS block is padded with zeros. The number of padding bytes is declared in the header byte (bits 4-0).

**Parity data** This field is reserved for the computed parity bytes of the Reed-Solomon coding algorithm. The used implementation of the RS algorithm is based on the famous FEC library developed by Phil Karn (KA9Q) 6. This field can be 16 or 32 bytes long, depending on the payload length, and consequently, the adopted RS scheme described in Table 4.3.

Size Num.	Reed-Solomon Config.	Parity bytes
1	RS(47, 31)	16
2	RS(79, 63)	16
3	RS(111, 95)	16
4	RS(159, 127)	32
5	RS(191, 159)	32
6	RS(223, 191)	32
7	RS(255, 233)	32

Table 4.3: .

For the Reed-Solomon framing, the following configuration is used:

• Symbol size: 8

• **GF polynomial**: 0x187 (coefficients form)

• First root of RS code generator polynomial: 112 (index form)

• Primitive element: 11

• Number of roots: 16 or 32 (table above)

## 4.3.2 Scrambling

Before transmitting a packet, the RS code block is scrambled by making a byte xor operation with a pre-generated table based on the polynomial  $x^8 + x^7 + x^5 + x^3 + 1$  (defined in the CCSDS 131.0-B-3 standard [10]).

When the receiver receives a packet, it also performs the same operation to de-scramble the RS code block and gets the original content of the RS part of the packet.

By scrambling the packets, long sequences of ones or zeros are avoided by guaranteeing a good bit transition along the whole packet. More information about packet scrambling (or randomization) can be found in [10] (section 8.3).

## 4.4 Flow of execution

The TTC module operates accordingly to the flowchart from Figure 4.2. Its routine consists of frequent checks for uplink packages or requests from OBDH or EPS to downlink data. Also, by default TTC has protective measures to reset the radio between 600 seconds and the microcontroller after 10 hours.




Figure 4.2: TTC 2.0 flowchart of execution.

## 4.5 Server Paramater

There are two main serial ports accessible to communicate with the TTC module a UART that is accessible only for the radio 1 and can only transmit packages. The other port is an SPI and is possible to communicate individually with each microcontroller and you can requisite all the commands and parameters (see Tables 3.1 and 3.3). The protocol communication is described below.

### 4.5.1 EPS Server

The EPS Server is in RX mode and only the Transmit packet command (ID=3) is available. To transmit a package the first byte shall be the command (0x03) followed by the packet. The UART configuration is resumed on Table 4.5. This serial port can be accessed via the pin 5 of the PC104-H2 pin 7 is connected to TX but is not utilized, see Table 2.1.

Configuration Parameter	Value
Clock	1 MHz
Baud Rate	115200 bps
Data Bits	8
Parity	No parity
Stop Bits	1

Table 4.4: EPS Server configuration parameter.



Figure 4.3: EPS Server communication diagram description.


#### 4.5.2 OBDH Server

The OBDH Server can be used for full communication and all the commands are implemented for this port. The TTC operates as half-duplex with the commands having a request and a followed by response (except for command Write parameter ID=2 that only uses a request). For commands that need a response it is required to leave a interval of at least 100ms from the request to the response. Each communication part, for both sides, in all commands starts with the preamble byte (0x7E) that can be used to detect and sincronize wrong transactions. When each side is communicating the listening side needs to send 0x00 while the other side transmits. All the request have seven bytes length including the preamble, the response for command ID=1 also has 7 bytes as fixed size, the response from commands ID=3 and ID=4 have a variable size accordingly to the request. The communication for each case is described in Figure 4.4. The TTC operates in spi mode 0 and was tested with 1 MHz clock.

#### Read Parameter ID=1



### Write Parameter ID=2



## **Transmit Package ID=3**



## Receive Package ID=4



Figure 4.4: OBDH Server communication diagram description.

Configuration Parameter	Value
Mode	0
Clock	200 kHz to 1 MHz

Table 4.5: EPS Server configuration parameter.

# **Bibliography**

- [1] SpaceLab. FloripaSat-2 Documentation, 2021. Available at <a href="https://github.com/spacelab-ufsc/floripasat2-doc">https://github.com/spacelab-ufsc/floripasat2-doc</a>.
- [2] SpaceLab. Telemetry, Tracking and Command, 2019. Available at <a href="https://github.com/floripasat/ttc">https://github.com/floripasat/ttc</a>.
- [3] SpaceLab. Telemetry, Tracking and Command 2.0, 2021. Available at <a href="https://github.com/spacelab-ufsc/ttc2">https://github.com/spacelab-ufsc/ttc2</a>.
- [4] NASA. CubeSat101: Basic Concepts and Processes for First-Time CubeSat Developers, 2017. Available at <a href="https://www.nasa.gov/sites/default/files/atoms/files/nasa\_csli\_cubesat\_101\_508.pdf">https://www.nasa.gov/sites/default/files/atoms/files/nasa\_csli\_cubesat\_101\_508.pdf</a>.
- [5] MIRA Limited, Watling Street, Nuneaton, Warwickshire United Kingdom. *MISRA C:2012 Guidelines for the use of the C language in critical systems*, 2013.
- [6] Gabriel Mariano Marcelino. PyNGHam library documentation, 2022.
- [7] Peter Loveall. AX.25 Layer 2, 1984.
- [8] André Løfaldli and Roger Birkeland. Implementation of a software defined radio prototype ground station for cubesats. 06 2016.
- [9] Jon Petter Skagmo. NGHam Protocol, 2014.
- [10] CCSDS. *TM Space Data Link Protocol*. The Consultative Committee for Space Data Systems, CCSDS Secretariat, National Aeronautics and Space Administration, Washington, DC, USA, 2021.

### APPENDIX A

# Test Report of v0.1.1 Version

This appendix is a test report of the first manufactured and assembled PCB (version v0.1.1).

• PCB manufacturer: PCBWay (China)

• PCB assembly: PCBWay (China)

• PCB arrival date: 2022/04/18

• Execution date: 2022/04/22 to 2022/04/29

• Tester: Gabriel M. Marcelino, Vitória B. Bianchin and Miguel Boing

DNP components: J\_P10, J\_P4, J\_P11, J\_P5, J\_P9, J\_P12, J\_P13, J\_P14, R7, R24, V2, V4, ESD, U12, U13

# A.1 Visual Inspection

- **Test description/Objective**: Inspection of the board, visually and with a multimeter, searching for fabrication and assembly failures.
- Material:
  - Multimeter Fluke 17B+
  - Digital microscope (1000x)
- **Results**: The results of this test can be seen in Figures A.1 (top view of the board) and A.2 (bottom view of the board).
- Conclusion: No problems were identified on this test.

# A.2 Firmware Programming

- **Test description/Objective**: Inspection of the board, visually and with a multimeter, searching for fabrication and assembly mistakes.
- Material:
  - Code Composer Studio v11.2.0




Figure A.1: Top view of the TTC  $2.0\ v0.1.1$  board.




Figure A.2: Bottom view of the TTC 2.0 v0.1.1 board.

- MSP-FET Flash Emulation Tool
- USB-UART converter
- Screen (Linux software)

## • Results:

• Conclusion:

## A.3 Communication Busses

- Test description/Objective:
- Material:
  - Saleae Logic Analyzer (24 MHz, 8 channels)
  - Saleae Logic software (v1.2.18)
  - MSP-FET Flash Emulation Tool
- Results:
- Conclusion:

## A.4 Sensors

## A.4.1 Input Voltage

- **Test description/Objective**: Verify the input voltage measurements of the board.
- Material:
  - Code Composer Studio v11
  - MSP-FET Flash Emulation Tool
  - USB-UART converter
  - Screen (Linux software)
- Results: .
- Conclusion: No problems were identified on this test.

## A.4.2 Input Current

- **Test description/Objective**: Verify the input current measurements of the board.
- Material:
  - Code Composer Studio v11
  - MSP-FET Flash Emulation Tool
  - USB-UART converter
  - Screen (Linux software)
- Results: .
- Conclusion: No problems were identified on this test.

# A.5 Conclusion

No major problems were identified during the executed tests, all peripherals all working as expected.