


Rev	Description	Date	Author
0.1	- Initial release	01-Apr-2021	Andre M. P. Mattos


Revision History

PCB


1_interface.schdoc



FIDUTIALS



MECHANICAL HOLES




PCB Elements

TTC2 Hardware:

- Drawn by: André M. P. Mattos
- Reviewers: Yan C. Azeredo
- Based on FloripaSat-I TTC designed by: Sara V. Martinez
- Support: Gabriel M. Marcelino

Project Contributions



Block Diagram

Copyright © 2021
by Universidade Federal de Santa Catarina.


TTC2 Hardware
Based on the FloripaSat-I TTC









This work is licensed under under CERN Open Hardware License, version 2.
To view a copy of this license, visit
<https://github.com/spacelab-ufsc/ttc2/blob/master/hardware/LICENSE>


Github repository: <https://github.com/spacelab-ufsc/ttc2>


More info about SpaceLab: <https://spacelab.ufsc.br/>









Project Information

SpaceLab - Federal University of Santa Catarina			
Project: <i>ttc2_project.prjpcb / [No Variations]</i>			
Title: <i>Hardware Architecture</i>			
Designed by: <i>André M. P. Mattos</i>			Project Code: <i>TTC2</i>
Date: <i>15/04/2021</i>	Revision: <i>v0.1</i>	Sheet <i>0</i> of <i>6</i>	Size: <i>A4</i>



SpaceLab - Federal University of Santa Catarina			
Project: <i>ttc2_project.prjpcb / [No Variations]</i>			
Title: <i>Interface</i>			
Engineer: <i>André M. P. Mattos</i>			Project Code: <i>TTC2</i>
Date: <i>15/04/2021</i>	Revision: <i>v0.1</i>	Sheet <i>1</i> of <i>6</i>	Size: <i>A3</i>






Clock Configuration:

MCLK: (Master Clock) - 32MHz
MCLK is used by the CPU.


SMCLK: (Subsystem Master Clock) - 32MHz
SMCLK is used by the peripheral modules.

ACLK: (Auxiliary Clock) - 32.768kHz
ACLK used in low power modes. Also, it is a software selectable by individual peripheral modules.




LEDs Assignment:


- SYSTEM LED (D1): Internal watchdog timer (blink each second)
- SYSTEM FAULT (D2): Active in case of hardware check routine failure
- BEACON RADIO UPLINK (D3): Blink when a Uplink is received
- BEACON RADIO DOWNLINK (D3): Blink when a Downlink is sent



Watchdog Operation:

- MR (Manual Reset): Resets MCU. (Active low)
- RESET: Used by the JTAG interface.
- WDI (Timeout Counter): Resets case any change within 1.6 seconds (typically), both falling and rising edges.
- Resets case the voltage supply drops below 2.9V(typically).



SpaceLab - Federal University of Santa Catarina			
Project: <i>ttc2_project.prjpcb / [No Variations]</i>			
Title: <i>MCU Radio 0</i>			Project Code: <i>TTC2</i>
Engineer: <i>André M. P. Mattos</i>			
Date: <i>15/04/2021</i>	Revision: <i>v0.1</i>	Sheet <i>3</i> of <i>6</i>	
			Size: <i>A3</i>

A

A

B




B


C

C

D

D



SpaceLab - Federal University of Santa Catarina			
Project: <i>ttc_project.prjpcb / [No Variations]</i>			
Title: <i>Radio 0</i>			
Designed by: <i>André M. P. Mattos</i>			Project Code: <i>TTC2</i>
Date: <i>15/04/2021</i>	Revision: <i>v0.1</i>	Sheet <i>5</i> of <i>6</i>	Size: <i>A4</i>

