

# Mini Colecovision

SPARKLETRON

November 6, 2024

Jay Convertino

# Contents

<b>1 Usage</b>	<b>2</b>
1.1 Introduction . . . . .	2
1.2 Dependencies . . . . .	2
1.2.1 Protable Coleco Glue File List . . . . .	2
1.2.2 Protable Coleco Glue Targets . . . . .	2
1.3 Building . . . . .	3
1.3.1 hello_world . . . . .	3
1.3.2 multicart . . . . .	3
1.4 Directory Guide . . . . .	4
<b>2 Application Creation</b>	<b>5</b>
<b>3 System Creation</b>	<b>6</b>
<b>4 Module Documentation</b>	<b>6</b>
4.1 porta_glue_coleco . . . . .	7

# 1 Usage

## 1.1 Introduction

This manual describes how to use the RODAC (Retro Only Device Application Creation) system for development. Items such as how to build included apps, what the structure of the system looks like, and how to create your own app is included. The final section are links to doxygen generated documentation about the drivers used by this system.

## 1.2 Dependencies

The following are the dependencies needed to build the applications targeting various retro systems.

- sdcc 4.X.X
- python 3.X
- make

### 1.2.1 Protable Coleco Glue File List

- src
  - 'src/porta\_glue\_coleco.v': 'file\_type': 'verilogSource'
- constr
  - 'constr/porta\_glue\_coleco.sdc': 'file\_type': 'SDC'
- tb
  - 'tb/tb\_porta\_glue\_coleco.v': 'file\_type': 'verilogSource'

### 1.2.2 Protable Coleco Glue Targets

- default
  - Info: Default IP target for future tool intergration.
  - src
  - constr
- sim
  - Info: Simulation target for basic test bench.
  - src
  - tb

## 1.3 Building

Makefiles are used to execute all builds. All sources will rebuild when make is run due to the ability to change the system target. If this didn't happen the new memory map setup in the defines.h would not be applied. Each application has its makefile located in its root folder. To run a build you must run, in the target apps root folder, the following command.

```
$ make SYSTEM
```

Where system is the target you would like to build for. All will do nothing but through an error telling you the same. Currently the targets are **colecto**, **colecto\_sgm**, **msx**, **sg1000**. All targets have been tested for colecto based systems. The others are not tested on real hardware at the moment.

### 1.3.1 hello\_world

Hello World is a simple application that prints all of the characters from the TMS memory to screen. It also prints hello world in the center of the screen and scrolls it. This is done in the TMS txt mode with 40 columns and no sprites. This application has been tested in emulation on all available systems. It also generates a single annoying constant tone, as a really poor sound test. To build this run the following for the Colecovision in the root of the apps/hello\_world folder.

```
$ make colecto
```

### 1.3.2 multicart

Multicart creates a non-scrolling list of ROMs in alphabetical order. The number of ROMs is limited by the target flash size and the number of lines on screen (till scrolling is added, currently 21). The generation of the header that contains the list of ROMs is automatic with a python script, rom\_header\_gen.py. The full ROM is also auto generated by a python script rom\_file\_gen.py. Currently these default to the roms folder located in the apps/multicart folder root. This can be changed in the make file via the ROM\_ variables. There are dummy ROMs with random data for testing of the system. This will work in an emulator up to the point of bank switching ROMs, since the PIC and the logic with it is not emulated. This is currently only targeted and tested on the Colecovision. To build for the Colecovision you would run the following in the apps/multicart folder.

```
$ make colecto
```

## 1.4 Directory Guide

Below highlights important folders from the root of RODAC.

1. **docs** Contains all documentation related to this project.
  - **arch** Contains all architecture docs related to retro systems.
  - **manual** Contains user manual and wiki that are generated from the same latex source.
2. **apps** Contains source code in C for the applications to run on the target architecture.
  - **hello\_world** Example hello world application. Targets all architectures.
  - **mutlicart** Example multicart application, written for the coleco only.
3. **drivers** Contains all source code related to the project.
  - **gisnd** Simple driver for the GI AY-3-8910 sound chip and its variants.
  - **sn76489** driver for the TI SN76489 sound chip.
  - **tms99XX** driver for all TMS99XX and TMS9XXX video chips.

## **2 Application Creation**

### **3 System Creation**

### **4 Module Documentation**

# porta\_glue\_coleco.v

---

## AUTHORS

---

JAY CONVERTINO

---

## DATES

---

2024/11/06

---

## INFORMATION

---

### Brief

---

Colecovision SGM glue logic chip

### License MIT

---

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

## CONSTANTS

---

### DEF\_RESET\_DELAY\_BIT

---

Number of bits for reset delay register

### DEF\_FB\_MONOSTABLE\_COUNT

---

delay till state is at 1 instead of 0 (its stable state) for feedback stable circuit

### DEF\_IRQ\_MONOSTABLE\_COUNT

---



delay till state is at 1 instead of 0 (its stable state) for the controller (spinner) generated interrupt.

**porta\_glue\_coleco**

```

module porta_glue_coleco (
input
clk,

15:0]
A,
input
C1P1,
input
C1P2,
input
C1P3,
input
C1P4,
input
C1P6,
input
C1P7,
input
C1P9,
input
C2P1,
input
C2P2,
input
C2P3,
input
C2P4,
input
C2P6,
input
C2P7,
input
C2P9,
input
MREQn,
input
IORQn,
input
RFSHn,
input
M1n,
input
WRn,
input
RESETn_SW,
input
RDn,

7:0]
D,
output
CP5_ARM,
output
CP8_FIRE,
output
CS_h8000n,
output
CS_hA000n,
output

```

```

    CS_hC000n,
    output
    CS_hE000n,
    output
    SND_ENABLEn,
    output
    ROM_ENABLEn,
    output
    RAM_CSn,
    output
    RAM_OEn,
    output
    CSWn,
    output
    CSRn,
    output
    WAITn,
    output
    RESETn,
    output
    RAM_MIRRORn,
    output
    INTn,
    output
    AS,
    output
    AY_SND_ENABLEn
)

```

Colecovision Super Game Module Glue Logic

## Ports

<b>clk</b> input	Clock for all devices in the core
<b>A</b> input[ 15: 0]	Address input bus from Z80
<b>C1P1</b> input	DB9 Controller 1 Pin 1
<b>C1P2</b> input	DB9 Controller 1 Pin 2
<b>C1P3</b> input	DB9 Controller 1 Pin 3
<b>C1P4</b> input	DB9 Controller 1 Pin 4
<b>C1P6</b> input	DB9 Controller 1 Pin 6
<b>C1P7</b> input	DB9 Controller 1 Pin 7
<b>C1P9</b> input	DB9 Controller 1 Pin 9
<b>C2P1</b> input	DB9 Controller 2 Pin 1
<b>C2P2</b> input	DB9 Controller 2 Pin 2
<b>C2P3</b> input	DB9 Controller 2 Pin 3
<b>C2P4</b> input	DB9 Controller 2 Pin 4
<b>C2P6</b>	DB9 Controller 2 Pin 6

input	
<b>C2P7</b> input	DB9 Controller 2 Pin 7
<b>C2P9</b> input	DB9 Controller 2 Pin 9
<b>MREQn</b> input	Z80 memory request input, active low
<b>IORQn</b> input	Z80 IO request input, active low
<b>RFSHn</b> input	Z80 Refresh input, active low
<b>M1n</b> input	Z80 M1 state, active low
<b>WRn</b> input	Z80 Write to bus, active low
<b>RESETn_SW</b> input	Input for reset switch
<b>RDn</b> input	Z80 Read from bus, active low
<b>D</b> inout[ 7: 0]	Z80 8 bit data bus, tristate IN/OUT
<b>CP5_ARM</b> output	DB9 Controller 1&2 ARM Select
<b>CP8_FIRE</b> output	DB9 Controller 1&2 FIRE Select
<b>CS_h8000n</b> output	Select when Z80 requests memory at h8000 (GAME CART), active low
<b>CS_hA000n</b> output	Select when Z80 requests memory at hA000 (GAME CART), active low
<b>CS_hC000n</b> output	Select when Z80 requests memory at hC000 (GAME CART), active low
<b>CS_hE000n</b> output	Select when Z80 requests memory at hE000 (GAME CART), active low
<b>SND_ENABLEn</b> output	SN76489 Sound chip enable, active low
<b>ROM_ENABLEn</b> output	Enable BIOS ROM, active low
<b>RAM_CSn</b> output	RAM chip select, active low
<b>RAM_OEn</b> output	RAM Ouput enable, active low
<b>CSWn</b> output	Chip Select Write for VDP, active low
<b>CSRn</b> output	Chip Select Read for VDP, active low
<b>WAITn</b> output	Wait state generator for Z80, active low
<b>RESETn</b> output	Timed reset generated by Logic, active low
<b>RAM_MIRRORn</b> output	Extended RAM, high is extended RAM, active low is mirrored.
<b>INTn</b> output	Interrupt generator for Z80, active low

**AS**                                      AY sound chip address(0)/data(1) select  
 output  
**AY\_SND\_ENABLEn**              AY sound enable, active low  
 output

## REGISTER INFORMATION

Core has 3 registers at the addresses that follow.

**SOUND\_CACHE**                      h51  
**RAM\_24K\_ENABLE**                  h53  
**SWAP\_BIOS\_TO\_RAM**              h7F

### SOUND\_CACHE

```
localparam SOUND_CACHE = 8'h51
```

Defines the address of r\_snd\_cache

SOUND CACHE REGISTER	
7:0	
CACHE LAST WRITE TO AY SOUND CHIP	

Cache Sound Chip as the SGM games read from it (Yamaha chip does not have a read like a GI does).

### RAM\_24K\_ENABLE

```
localparam RAM_24K_ENABLE = 8'h53
```

Defines the address of r\_24k\_ena

24K RAM ENABLE REGISTER	
7:1	0
ZERO	ENABLE 24K RAM, ACTIVE HIGH

Super Game Module 24K RAM enable using bit 0 (Active High)

### SWAP\_BIOS\_TO\_RAM

```
localparam SWAP_BIOS_TO_RAM = 8'h7F
```

Defines the address of r\_swap\_ena

SWAP BIOS TO RAM REGISTER			
7:4	3:2	1	0
ZERO	ONE	BIO TO RAM SWAP, ACTIVE LOW	ONE

Super Game Module BIOS to RAM swap on bit 1 (Active Low)

### r\_24k\_ena

```
reg [ 7:0] r_24k_ena = 0
```

register for RAM\_24K\_ENABLE See Also: [RAM\\_24K\\_ENABLE](#)

### r\_swap\_ena

```
reg [ 7:0] r_swap_ena = 8'h0F
```

register for 8K RAM/ROM swap See Also: [SWAP\\_BIOS\\_TO\\_RAM](#)

### r\_snd\_cache

```
reg [ 7:0] r_snd_cache = 0
```

register for SOUND\_CACHE See Also: [SOUND\\_CACHE](#)

### r\_int\_p1

```
reg r_int_p1 = 1'b0
```

Interrupt from player one control

### r\_int\_p2

```
reg r_int_p2 = 1'b0
```

Interrupt from player two control

### r\_wait

```
reg r_wait = 1'b0
```

Wait state generated register

### r\_reset\_counter

```
reg [ 9:0] r_reset_counter = 0
```

---

Timed reset counter

## **r\_resetn**

---

```
reg r_resetn = 0
```

Registered reset output, active low

## **r\_mono\_count\_p1**

---

```
reg [11:0] r_mono_count_p1 = 0
```

monostable circuit counters, player 1 AND

## **r\_mono\_count\_p2**

---

```
reg [11:0] r_mono_count_p2 = 0
```

monostable circuit counters, player 2 AND

## **r\_mono\_count\_int\_p1**

---

```
reg [ 5:0] r_mono_count_int_p1 = 0
```

monostable circuit counters, player 1 interrupt

## **r\_mono\_count\_int\_p2**

---

```
reg [ 5:0] r_mono_count_int_p2 = 0
```

monostable circuit counters, player 2 interrupt

## **r\_mono\_p1**

---

```
reg r_mono_p1 = 1'b0
```

Feedback from IRQ to controller 1 register

## **r\_mono\_p2**

---

```
reg r_mono_p2 = 1'b0
```

Feedback from IRQ to controller 2 register

## **r\_ctrl\_fire**

---

```
reg r_ctrl_fire = 1'b1
```

NAND Feedback Flip Flop FIRE select.

## **r\_ctrl\_arm**

---

```
reg r_ctrl_arm = 1'b0
```

NAND Feedback Flip Flop ARM select.