porta_glue_coleco.v AUTHORS JAY CONVERTINO DATES 2024/11/06 INFORMATION Brief Colecovision SGM glue logic chip License MIT

Copyright 2024 Jay Convertino

Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:

The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

CONSTANTS

DEF_RESET_DELAY_BIT

Number of bits for reset delay register

DEF_FB_MONOSTABLE_COUNT

delay till state is at 1 instead of 0 (its stable state) for feedback stable circuit

DEF_IRQ_MONOSTABLE_COUNT

porta_glue_coleco

```
module porta_glue_coleco (
input
clk,
                                                                        input [
15:0]
A,
input
C1P1,
input
C1P2,
input
C1P3,
input
C1P4,
input
C1P6,
input
C1P7,
input
C1P9,
input
C2P1,
input
C2P2,
input
C2P3,
input
C2P4,
input
C2P6,
input
C2P7,
input
C2P9,
input
MREQn,
input
IORQn,
input
RFSHn,
input
M1n,
input
WRn,
input
RESETn_SW,
input
RDn,
                                                                        inout [
7:0]
output
CP5_ARM,
output
CP8_FIRE,
output
CS_h8000n,
output
CS_hA000n,
output
```

```
CS_hC000n,
output
CS_hE000n,
output
SND_ENABLEn,
output
ROM_ENABLEn,
output
RAM_CSn,
output
RAM_OEn,
output
CSWn,
output
CSRn,
output
WAITn,
output
RESETn,
output
RAM_MIRRORn,
output
INTn,
output
AS,
output
AY_SND_ENABLEn
)
```

Colecovision Super Game Module Glue Logic

Ports

rts	
clk input	Clock for all devices in the core
A input[15: 0]	Address input bus from Z80
C1P1	DB9 Controller 1 Pin 1
C1P2	DB9 Controller 1 Pin 2
C1P3	DB9 Controller 1 Pin 3
input C1P4	DB9 Controller 1 Pin 4
C1P6	DB9 Controller 1 Pin 6
input C1P7	DB9 Controller 1 Pin 7
input C1P9	DB9 Controller 1 Pin 9
input C2P1	DB9 Controller 2 Pin 1
input C2P2	DB9 Controller 2 Pin 2
input C2P3	DB9 Controller 2 Pin 3
input C2P4	DB9 Controller 2 Pin 4
input	
C2P6	DB9 Controller 2 Pin 6

input

C2P7 DB9 Controller 2 Pin 7

input

C2P9 DB9 Controller 2 Pin 9

input

MREQn Z80 memory request input, active low

input

IORQn Z80 IO request input, active low

inpu

RFSHn Z80 Refresh input, active low

input

M1n Z80 M1 state, active low

WRn Z80 Write to bus, active low

RESETn_SW Input for reset switch

RDn Z80 Read from bus, active low

input

Z80 8 bit data bus, tristate IN/OUT D

inout[7: 0]

CP5_ARM DB9 Controller 1&2 ARM Select

CP8_FIRE DB9 Controller 1&2 FIRE Select

CS h8000n Select when Z80 requests memory at h8000 (GAME CART), active low

CS hA000n Select when Z80 requests memory at hA000 (GAME CART), active low

CS hC000n Select when Z80 requests memory at hC000 (GAME CART), active low

output

CS_hE000n Select when Z80 requests memory at hE000 (GAME CART), active low

SND_ENABLEn SN76489 Sound chip enable, active low

output

ROM_ENABLEn Enable BIOS ROM, active low

RAM_CSn RAM chip select, active low

RAM Ouput enable, active low RAM_OEn

output

CSWn Chip Select Write for VDP, active low

output

Chip Select Read for VDP, active low CSRn

output

WAITn output

RESETn Timed reset generated by Logic, active low

RAM_MIRRORn Extended RAM, high is extended RAM, active low is mirrored.

Wait state generator for Z80, active low

INTn Interrupt generator for Z80, active low

AS AY sound chip address(0)/data(1) select

output

output

REGISTER INFORMATION

Core has 3 registers at the addresses that follow.

SOUND_CACHE h51
RAM_24K_ENABLE h53
SWAP_BIOS_TO_RAM h7F

SOUND_CACHE

localparam SOUND_CACHE = 8'h51

Defines the address of r_snd_cache

SOUND CACHE REGISTER 7:0 CACHE LAST WRITE TO AY SOUND CHIP

Cache Sound Chip as the SGM games read from it (Yamaha chip does not have a read like a GI does).

RAM_24K_ENABLE

localparam RAM_24K_ENABLE = 8'h53

Defines the address of r_24k_ena

24K RAM ENABLE REGISTER			
7:1	0		
ZERO	ENABLE 24K RAM, ACTIVE HIGH		

Super Game Module 24K RAM enable using bit 0 (Active High)

SWAP_BIOS_TO_RAM

localparam SWAP_BIOS_TO_RAM = 8'h7F

Defines the address of r_swap_ena

SWAP BIOS TO RAM REGISTER				
7:4	3:2	1		
ZERO	ONE	BIO TO RAM SWAP, ACTIVE LOW	ONE	

Super Game Module BIOS to RAM swap on bit 1 (Active Low)

r_24k_ena

```
reg [ 7:0] r_24k_ena = 0
```

register for RAM_24K_ENABLE See Also: RAM_24K_ENABLE

r_swap_ena

```
reg [ 7:0] r_swap_ena = 8'h0F
```

register for 8K RAM/ROM swap See Also: SWAP_BIOS_TO_RAM

r_snd_cache

```
reg [ 7:0] r_snd_cache = 0
```

register for SOUND_CACHE See Also: SOUND_CACHE

r_int_p1

```
reg r_int_p1 = 1'b0
```

Interrupt from player one control

r_int_p2

$$reg r_int_p2 = 1'b0$$

Interrupt from player two control

r_wait

```
reg r_wait = 1'b0
```

Wait state generated register

r_reset_counter

```
reg [ 9:0] r_reset_counter = 0
```

Timed reset counter

r_resetn

```
reg r_resetn = 0
```

Registered reset output, active low

r_mono_count_p1

```
reg [11:0] r_mono_count_p1 = 0
```

monostable circuit counters, player 1 AND

r_mono_count_p2

```
reg [11:0] r_mono_count_p2 = 0
```

monostable circuit counters, player 2 AND

r_mono_count_int_p1

```
reg [ 5:0] r_mono_count_int_p1 = 0
```

monostable circuit counters, player 1 interrupt

r_mono_count_int_p2

```
reg [ 5:0] r_mono_count_int_p2 = 0
```

monostable circuit counters, player 2 interrupt

r_mono_p1

```
reg r_mono_p1 = 1'b0
```

Feedback from IRQ to controller 1 register

r_mono_p2

```
reg r_mono_p2 = 1'b0
```

Feedback from IRQ to controller 2 register

r_ctrl_fire

```
reg r_ctrl_fire = 1'b1
```

NAND Feedback Flip Flop FIRE select.

r_ctrl_arm

```
reg r_ctrl_arm = 1'b0
```

NAND Feedback Flip Flop ARM select.