Skip to content
Browse files

Snapshot 20060618

  • Loading branch information...
1 parent 80f30be commit bcc08112aa55ebdfebcdd94d681467d1047489fd steve committed Jun 18, 2006
Showing with 3 additions and 3 deletions.
  1. +3 −3 verilog.spec
View
6 verilog.spec
@@ -1,10 +1,10 @@
Summary: Icarus Verilog
Name: verilog
-Version: 0.9.0.20060409
+Version: 0.9.0.20060618
Release: 0
Copyright: GPL
Group: Applications/Engineering
-Source: ftp://icarus.com/pub/eda/verilog//verilog-20060409.tar.gz
+Source: ftp://icarus.com/pub/eda/verilog//verilog-20060618.tar.gz
URL: http://www.icarus.com/eda/verilog/index.html
Packager: Stephen Williams <steve@icarus.com>
@@ -22,7 +22,7 @@ engineering formats, including simulation. It strives to be true
to the IEEE-1364 standard.
%prep
-%setup -n verilog-20060409
+%setup -n verilog-20060618
%build
%ifarch x86_64

0 comments on commit bcc0811

Please sign in to comment.
Something went wrong with that request. Please try again.