Skip to content
View tharinduSamare's full-sized avatar
Block or Report

Block or report tharinduSamare

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
tharinduSamare/README.md

Hello, I am Tharindu 👋

I am an Electronic Engineer at Paraqum Technologies working as a Verification Engineer to SiFive, Inc (US) (contract) who is really passionate in digital electronics and robotics. I was an ENTC undergraduate in University of Moratuwa, Sri Lanka.

Pinned Loading

  1. Ravinduabey/SERIAL_BUS_project Ravinduabey/SERIAL_BUS_project Public

    SystemVerilog 1 1

  2. RISCV_processor_design RISCV_processor_design Public

    This is a RISC-V 32I processor which also supports the M extension.

    SystemVerilog

  3. Multicore_processor_SystemVerilog_design Multicore_processor_SystemVerilog_design Public

    This is a multicore processor specially designed for matrix multiplication.

    SystemVerilog

  4. entc17fyp6/ROS_system entc17fyp6/ROS_system Public

    Static object detection full system.

    Python

  5. entc17fyp6/camera-ros-connect entc17fyp6/camera-ros-connect Public

    Jupyter Notebook 1

  6. UVM_switch_test UVM_switch_test Public

    This is a UVM test bench for a simple combinational switch, designed for learning purposes.

    SystemVerilog 1