Skip to content

Avalon Memory Map bus interfaces (slave, master dma read, master dma write)

License

Notifications You must be signed in to change notification settings

tirfil/vhdAvalon_mm_interfaces

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

7 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

vhdAvalon_mm_interfaces

Avalon Memory Map bus interfaces (slave, master dma read, master dma write)

AVALON_SLAVE: AVALON MM Slave interface

FIFO: Simple fifo - 8x32

FIFO_INTER: Enable to connect two synchronous fifos in serial.

CDCFIFO8: Clock domain crossing fifo - 8x32

AVALON_WRITE_MASTER: AVALON MM Master Interface (write DMA)

AVALON_READ_MASTER: AVALON MM Master Interface (read DMA)

About

Avalon Memory Map bus interfaces (slave, master dma read, master dma write)

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages