Skip to content
#

gdsii

Star

Here is 1 public repository matching this topic...

Language: Tcl
Filter by language
All 37 Python 16 C++ 7 Verilog 5 TypeScript 2 C# 1 Common Lisp 1 HCL 1 Julia 1 MATLAB 1 Tcl 1

KAMATHAM19 / RTL-to-GDSII-ASIC-design-of-Counter

Star 0

The objective is to take a simple counter design from the RTL (Register Transfer Level) stage to the GDSII format using Cadence tools with a 90nm Process Design Kit (PDK).. The tools used in this process include Xcelium for simulation and coverage analysis, Genus for synthesis, Innovus for physical design, and Pegasus/PVS for physical verification.

simulation routing rtl synthesis placement sta gdsii floorplan coverage-analysis powerplan physical-verification clock-tree-synthesis rc-extraction
  • Updated Jul 13, 2024
  • Tcl

Improve this page

Add a description, image, and links to the gdsii topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the gdsii topic, visit your repo's landing page and select "manage topics."

Learn more