Skip to content
View tugbakaradeniiz's full-sized avatar
0 followers · 1 following
Block or Report

Block or report tugbakaradeniiz

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. FB-CPU-RTL-DESIGN FB-CPU-RTL-DESIGN Public

    FB-CPU is an educational processor to explain the basic working principles of processors. Within the scope of this project, RTL design of a processor named FB-CPU with Verilog language and various …

    Verilog

  2. FBU-RISC-V-DESIGN FBU-RISC-V-DESIGN Public

    Within the scope of the project, the Instruction Decoder and ALU modules of a RISC-V processor, whose basic lines have been created before, will be designed and verified on the processor by using t…

  3. Task-Management Task-Management Public

    Task management web application with Angular, Node.js and MongoDB

    TypeScript

  4. ETH_Fitting-Regresyon-Projesi ETH_Fitting-Regresyon-Projesi Public

    Proje kapsamında üç ayrı konu belirlenmiştir ve bu konular için fitting regresyon algoritması kullanılarak toplamda üç adet regresyon algoritması tasarlanmıştır. Söz konusu algoritmalar, Diyabet Sı…

    MATLAB

  5. Kesifsel-Veri-Analizi Kesifsel-Veri-Analizi Public

    Bu proje çalışmasında Türkiye İstatistik Kurumu’ndan alınan 1927-2000 yılları arası genel nüfus sayımı sonuçları ve 2007-2022 arası adrese dayalı nüfus kayıt sistemi sonuçları veri seti olarak alın…