Skip to content
An RS232 communication controller implemented in VHDL
VHDL
Branch: master
Clone or download

Latest commit

Fetching latest commit…
Cannot retrieve the latest commit at this time.

Files

Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
vhdl Commit of 2008 code Aug 17, 2014
README.md

README.md

UART in VHDL

This repository contains a VHDL implementation of an RS232 communication controller.

It was developed in 2008 and used in various projects on two FPGA boards: the Xilinx Spartan-3E Starter Kit and the XUP Virtex-II Pro board.

All pin specifications in uart_test.ucf are for the Spartan-3E board.

Default communication settings

115200 bps transfer rate, 8 data bits, no parity

You can’t perform that action at this time.