An RS232 communication controller implemented in VHDL
VHDL
Switch branches/tags
Nothing to show
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Failed to load latest commit information.
vhdl
README.md

README.md

UART in VHDL

This repository contains a VHDL implementation of an RS232 communication controller.

It was developed in 2008 and used in various projects on two FPGA boards: the Xilinx Spartan-3E Starter Kit and the XUP Virtex-II Pro board.

All pin specifications in uart_test.ucf are for the Spartan-3E board.

Default communication settings

115200 bps transfer rate, 8 data bits, no parity