

www.ti.com SLLS964-MARCH 2009

3-V TO 5.5-V MULTICHANNEL RS-232 LINE DRIVER/RECEIVER WITH ±15-kV IEC ESD PROTECTION

FEATURES

- Qualified for Automotive Applications
- ESD Protection for RS-232 Bus Pins
 - ±15-kV Human Body Model (HBM)
 - ±8 kV (IEC61000-4-2, Contact Discharge)
 - ±15 kV (IEC61000-4-2, Air-Gap Discharge)
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates With 3-V to 5.5-V V_{CC} Supply
- Operates up to 250 kbit/s
- Two Drivers and Two Receivers
- Low Supply Current: 300 μA (Typ)
- External Capacitors: 4 × 0.1 μF
- Accepts 5-V Logic Input With 3.3-V Supply
- Pin Compatible to Alternative High-Speed Device (1 Mbit/s): TRSF3232E

(TOP VIEW) \square V_{cc} C1+ □□ 16 15 C1- 🖂 14 C2+ ____ 13 C2- ____ 5 12 V− ___ ☐ DIN1 11 DOUT2 ___ 10 RIN2 ___ 9

PW PACKAGE

DESCRIPTION

The TRS3232E device consists of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV IEC ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The devices operate at data signaling rates up to 250 kbit/s and a maximum of 30-V/μs driver output slew rate.

ORDERING INFORMATION⁽¹⁾

	T _A	PACK	AGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
ſ	-40°C to 125°C	TSSOP - PW	Reel of 2000	TRS3232EQPWRQ1	RS32EQ

⁽¹⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTION TABLES

Each Driver(1)

INPUT DIN	OUTPUT DOUT
L	Н
Н	L


(1) H = high level, L = low level

Each Receiver⁽¹⁾

INPUT RIN	OUTPUT ROUT
L	Н
Н	L
Open	Н

(1) H = high level, L = low level, Open = input disconnected or connected driver off

LOGIC DIAGRAM (POSITIVE LOGIC)





SLLS964-MARCH 2009 www.ti.com

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

V _{CC}	Supply voltage range ⁽²⁾		−0.3 V to 6 V
V+	Positive output supply voltage range ⁽²⁾		−0.3 V to 7 V
V-	Negative output supply voltage range ⁽²⁾		0.3 V to -7 V
V+ - V-	Supply voltage difference ⁽²⁾		
V	Innut velte en vene	Drivers	−0.3 V to 6 V
V _I	Input voltage range	Receivers	–25 V to 25 V
.,	Outrot vallens van	Drivers	–13.2 V to 13.2 V
Vo	Output voltage range	Receivers	-0.3 V to V _{CC} + 0.3 V
θ_{JA}	Package thermal impedance (3)(4)		108°C/W
T _J	Operating virtual-junction temperature		150°C
T _{stg}	Storage temperature range		−65°C to 150°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS(1)

See Figure 4

			MIN	NOM	MAX	UNIT
\/	Cumply yeltore	V _{CC} = 3.3 V	3	3.3	3.6	V
V _{CC}	Supply voltage	V _{CC} = 5 V	4.5	5	5.5	V
\/	Driver high-level input voltage, DIN	V _{CC} = 3.3 V	2		5.5	V
V _{IH}	Diver high-lever input voltage, Div	V _{CC} = 5 V	2.4		.3 3.6 5 5.5	V
V_{IL}	Driver low-level input voltage, DIN		0		0.8	V
V_{I}	Receiver input voltage		-25		25	V
T _A	Operating free-air temperature		-40		125	ç

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V.

ELECTRICAL CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 4)

PARAMETER		TEST CONDITIONS	MIN TYP ⁽²⁾	MAX	UNIT
I_{CC}	Supply current	No load, $V_{CC} = 3.3 \text{ V or 5 V}$	0.3	1	mA

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

All voltages are with respect to network GND.

Maximum power dissipation is a function of $T_J(max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7.

All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25 ^{\circ}\text{C}$.

SLLS964-MARCH 2009 www.ti.com

DRIVER SECTION

ELECTRICAL CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 4)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V_{OH}	High-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND, DIN = GND	5	5.4		٧
V_{OL}	Low-level output voltage	DOUT at $R_L = 3 \text{ k}\Omega$ to GND, DIN = V_{CC}	- 5	-5.4		V
I_{IH}	High-level input current	$V_I = V_{CC}$		±0.01	±1	μΑ
I _{IL}	Low-level input current	V _I at GND		±0.01	±1	μΑ
(3)	Short circuit output ourrent	$V_{CC} = 3.6 \text{ V}, V_{O} = 0 \text{ V}$		±35	±60	~ ^
I _{OS} (3)	Short-circuit output current	$V_{CC} = 5.5 \text{ V}, V_{O} = 0 \text{ V}$		±35	±60	mA
r _o	Output resistance	V_{CC} , V+, and V- = 0 V, V_{O} = ±2 V	300	10M		Ω

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

SWITCHING CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 4)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽²⁾	MAX	UNIT
	Maximum data rate	C_L = 1000 pF, R_L = 3 k Ω , One DOUT switching, See Figure 1		150	250		kbit/s
t _{sk(p)}	Pulse skew ⁽³⁾	C_L = 150 pF to 2500 pF, R_L = 3 k Ω to 7 k Ω , See Figure 2			300		ns
CD(+*)	Slew rate, transition region	$R_L = 3 k\Omega$ to $7 k\Omega$,	C _L = 150 pF to 1000 pF	6		30	1//
SR(tr)	(see Figure 1)	$V_{CC} = 3.3 \text{ V}$ $C_L = 150 \text{ pF to } 2500 \text{ pF}$		4		30	V/μs

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V \pm 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V \pm 0.5 V.

ESD PROTECTION

		TYP	UNIT
	Human-Body Model (HBM)	±15	
Driver outputs (DOUTx)	outputs (DOUTx) IEC61000-4-2, Air-Gap Discharge	±15	kV
	IEC61000-4-2, Contact Discharge	±8	

Submit Documentation Feedback

All typical values are at $V_{CC} = 3.3 \text{ V}$ or $V_{CC} = 5 \text{ V}$, and $T_A = 25 ^{\circ}\text{C}$. Short-circuit durations should be controlled to prevent exceeding the device absolute power dissipation ratings, and not more than one output should be shorted at a time.

All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

SLLS964-MARCH 2009 www.ti.com

RECEIVER SECTION

ELECTRICAL CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 4)

	PARAMETER	TEST CONDITIONS	MIN	TYP ⁽²⁾	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH} = -1 \text{ mA}$	V _{CC} - 0.6	V _{CC} - 0.1		V
V_{OL}	Low-level output voltage	I _{OL} = 1.6 mA			0.4	V
V	Decitive going input threshold voltage	V _{CC} = 3.3 V		1.5	2.4	V
V _{IT+}	Positive-going input threshold voltage	V _{CC} = 5 V		1.8	2.4	V
.,	No notice acioni in out through ald coltano	V _{CC} = 3.3 V	0.6	1.2		V
V _{IT} _	Negative-going input threshold voltage	V _{CC} = 5 V	0.8	1.5		V
V_{hys}	Input hysteresis (V _{IT+} - V _{IT-})			0.3		V
r _i	Input resistance	V _I = ±3 V to ±25 V	3	5	7	kΩ

Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

SWITCHING CHARACTERISTICS(1)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 3)

	PARAMETER	TEST CONDITIONS	TYP ⁽²⁾	UNIT
t _{PLH}	Propagation delay time, low- to high-level output	C 450 pF	300	ns
t _{PHL}	Propagation delay time, high- to low-level output	$C_L = 150 \text{ pF}$	300	ns
t _{sk(p)}	Pulse skew ⁽³⁾		300	ns

⁽¹⁾ Test conditions are C1–C4 = 0.1 μ F at V_{CC} = 3.3 V ± 0.3 V; C1 = 0.047 μ F, C2–C4 = 0.33 μ F at V_{CC} = 5 V ± 0.5 V. (2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C. (3) Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.


ESD PROTECTION

		TYP	UNIT
	Human-Body Model (HBM)	±15	
Receiver inputs (RINx)	IEC61000-4-2, Air-Gap Discharge	±15	kV
	IEC61000-4-2, Ant-Cap Discharge IEC61000-4-2, Contact Discharge	±8	

SLLS964-MARCH 2009 www.ti.com




PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns. $t_f \le 10$ ns.


Figure 1. Driver Slew Rate



NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR = 250 kbit/s, $Z_O = 50 \Omega$, 50% duty cycle, $t_r \le 10$ ns, $t_f \le 10$ ns.

Figure 2. Driver Pulse Skew




NOTES: A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: $Z_O = 50~\Omega$, 50% duty cycle, $t_f \le 10$ ns. $t_f \le 10$ ns.

Figure 3. Receiver Propagation Delay Times

www.ti.com SLLS964-MARCH 2009

APPLICATION INFORMATION



 $^{^{\}dagger}$ C3 can be connected to $V_{CC}\, or \, GND.$

NOTES: A. Resistor values shown are nominal.

B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or electrolytic capacitors are used, they should be connected as shown.

V_{CC} vs CAPACITOR VALUES

V _{CC}	C1	C2, C3, C4			
$\begin{array}{c} \textbf{3.3 V} \pm \textbf{0.3 V} \\ \textbf{5 V} \pm \textbf{0.5 V} \\ \textbf{3 V to 5.5 V} \end{array}$	0.1 μF 0.047 μF 0.1 μF	0.1 μF 0.33 μF 0.47 μF			

Figure 4. Typical Operating Circuit and Capacitor Values







10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TRS3232EQPWRQ1	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	RS32EQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TRS3232E-Q1:



PACKAGE OPTION ADDENDUM

10-Dec-2020

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRS3232EQPWRQ1	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TRS3232EQPWRQ1	TSSOP	PW	16	2000	356.0	356.0	35.0	



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated