Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

TCL file for FPGA build #8

Open
alaasal opened this issue Oct 11, 2020 · 1 comment
Open

TCL file for FPGA build #8

alaasal opened this issue Oct 11, 2020 · 1 comment

Comments

@alaasal
Copy link

alaasal commented Oct 11, 2020

Hello,

You have done great work!
Could you please share with us the TCL script used/generated from the FPGA run?
And maybe more details on building the image and FPGA run flow?

Thanks a lot,
Alaa

@emiliofmc7
Copy link

Hello,
Has the FPGA been able to run?,
second, how have you loaded initialized memory from verilog file?

Thanks,
Emilio

Hello,

You have done great work!
Could you please share with us the TCL script used/generated from the FPGA run?
And maybe more details on building the image and FPGA run flow?

Thanks a lot,
Alaa

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants