Skip to content
View alaasal's full-sized avatar
  • Bologna University
  • Bologna

Block or report alaasal

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. GPCore GPCore Public

    This is the base repo for our graduation project in AlexU 21

    SystemVerilog 28 13

  2. MIT6.004BetaArchitectureInVerilog MIT6.004BetaArchitectureInVerilog Public

    MIT6.004 Beta Architecture InVerilog

    Verilog 3 1

  3. VSMP VSMP Public

    Verilog 2 1

  4. The-Button-Game The-Button-Game Public

    Makefile

  5. progfun-wiki progfun-wiki Public

    Forked from lampepfl/progfun-wiki

    HTML

  6. warp-v warp-v Public

    Forked from stevehoover/warp-v

    WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.

    SystemVerilog