


A




Title	LHCb UT 8-Channel Regulator Schematic -- GEN 3
Size	C
Number	Regulator Channel Circuit
Revision	A
Date	11/30/2020
File	C:\Users\TomO_Lapt\opBox\Sync\ALL_Altium_Libraries\UMD_LOGO.png
Sheet	#2
Drawn By	Tom O'Bannon

**18 Slots @ 33 mm pitch per SBC  
(Preset 'Pilot' SBC Config)**



#### Supports:

- (a) distributed GBT-SCA daughter brds
- (c) high density telemetry



#### Option 1 (2 x 2 SBC)

- Horizontal board orientation
- Mirrored Cooling manifold ports
  - Upper SBC's face up
  - Lower SBC's face down
- Outer Dimensions
  - 'x' = 65 cm
  - 'y' = 132 cm Tall
  - 'z' = 56 cm deep
- **18 or ~~10~~ slots per SBC**

64 GBT-SCA user manual

### 13.2. POWER SUPPLY

The nominal power supply voltages are VDD = DVDD = AVDD = 1.5V.

The core logic is operational at a supply voltage (VDD) down to 1.2 V (at 25C).

The IO pad power supply (DVDD) works at 2.5V allowing to interface with 2.5V powered devices.

### 13.3. ABSOLUTE MAXIMUM POWER SUPPLY RATINGS

Table 13.1 shows the absolute minimum and maximum voltages for the three supplies power the GBT-SCA ASIC.

	MINIMUM	MAXIMUM
VDD	1.2V - 10%	1.5V + 10% DVDD + 0.3V
AVDD	1.5V - 10%	1.5V + 10% DVDD + 0.3V
DVDD	1.2V - 10%	3.3V

Table 13.1 – Maximum power supply ratings

- 1) Fuses should be 12 AMP Slo-Blo max (each)
- 2) Initial turn on procedure needed to make sure 3V3 and 1V5 rails are underspec at initial turn-on and then trimmed to the final desired values. (rotate pots xx turns in xxW direction to ensure setpoints are at lowest value for initial power-on.)




### 13.5. POWER CONSUMPTION

Measured value at: DVDD = 1.5V, VDD = 1.5V, AVDD = 1.5V

SUPPLY	TYPICAL	MAXIMUM (at the TID peak of leakage)
VDD core	36 mA	63 mA
AVDD analog	0.5 mA	0.8 mA
DVDD Static supply current	7.1 mA	8.2 mA

Table 13.3 – GBT-SCA power consumption

SL\_CH\_COMP\_RC\_2





Notes for Gen3 Updates regarding the Master-Slave channel configuration:

(1) The slave channel Vos\_gen needs to be DISABLED by the gateway (ie only the master gets the offset command signal at startup since the slaves are already following the master output synthetic summing junction)

(2) The slave channel needs a jumper between J8 pins 15 to 16.




is	
<b>MASTER CHANNEL</b>	
1/2: Slave Ch Comp	(a) 0603
3/4: 900 PF (i-slave comp)	(b) 0603
3/2: 470 Ohm resistor	
5/4: DNI	
5/6: R_compensation	
5/8: C_compensation	
5/9: 500 Ohm ALT Ri (trim)	
7/6: DNI	
7/8: (a) = (b) = Current Limit Placeholder	
7/9: Timer Config	
7/10: (a) = (b) = Current Limit Placeholder	
9/11: (a) = (b) = Current Limit Placeholder	
9/12: (a) = (b) = Current Limit Placeholder	
9/13: (a) = (b) = Current Limit Placeholder	
13/14: OS gen Ampl bias for SLAVE	
(a) DNI	
(b) DNI	
<b>SLAVE CHANNEL</b>	
1/2: Slave Ch Comp	(a) 680 Ohm resistor
3/4: 4.7 kΩ capacitor	(b) 4.7 kΩ capacitor
3/5: Offset 670 Ohm resistor	900 PF (i-slave comp)
4/6: R_compensation	
5/6: C_compensation	
5/8: 500 Ohm ALT Ri (trim)	
7/6: DNI	
7/8: (a) = (b) = Current Limit Placeholder	
7/9: Timer Config	
7/10: (a) = (b) = Current Limit Placeholder	
9/11: (a) = (b) = Current Limit Placeholder	
9/12: (a) = (b) = Current Limit Placeholder	
9/13: (a) = (b) = Current Limit Placeholder	
13/14: OS gen Ampl bias for SLAVE Ch	
(a) 1k Ohms	
(b) 3.4 K Ohms	




Title		
Size	Number	Revision
C		
Date: 11/30/2020		Sheet of
File: C:\Users\...\Design_Info.p2 SchDoc		Drawn By:

A




This circuit provides an over-temperature indicator for the FPGA. This allows for a local temperature failsafe protection implemented by the FPGA so outputs can be turned off using the preferred sequence method.



B



These 4 FusesenseUVL modules perform an under-voltage sense for each of the fuse inputs.



The voltage threshold is determined by discrete components configured with a partial temperature compensation to reduce temperature effects. All other housekeeping voltage rails are inadequate for establishing a threshold since they are essentially derived from the 1.225V ref of the housekeeping LHC4913. This Vref is only guaranteed to be accurate when the input is above 3.3V + 0.5V.





C

D

Cannot open file  
C:\Users\TomO\_Lapt  
opBox  
Sync\ALL\_Altium\_Li  
braries\UMD\_LOGO.  
png


Title <b>LHCb UT 8-Channel Regulator Schematic -- GEN 3</b>		
Size B	Number <b>Failsafes</b>	Revision <b>A</b>
Date: 11/30/2020	Sheet # of *	
File: C:\Users\TomO\FAILSAFE.SchDoc	Drawn By: <b>Tom O'Bannon</b>	






Cannot open file  
C:\Users\TomO\_Lapt  
opBox  
Sync\ALL\_Altium\_Li  
braries\UMD\_LOGO.  
png

Title <b>LHCb UT 8-Channel Regulator Schematic -- GEN 3</b>		
Size B	Number Under Voltage Lockout (UVL)	Revision A
Date: 11/30/2020	Sheet # of *	
File: C:\Users\TomO\FuseSense.SchDoc	Drawn By: Tom O'Bannon	





1 2 3 4 5 6



Cannot open file C:\Users\TomO_Lapt opBox Sync\ALL_Altium_Li braries\UMD_LOGO. png			Title <b>LHCb UT 8-Channel Regulator Schematic -- GEN 3</b>	
Size <b>B</b>	Number <b>i-Sense Monitor</b>	Revision <b>A</b>		
Date: 11/30/2020	Sheet # of <b>*</b>			
File: C:\Users\TomO_Lapt\opBox\Sync\ALL_Altium_Li braries\UMD_LOGO.png	Drawn By: <b>Tom O'Bannon</b>			

1 2 3 4 5 6





Title LHCb UT 8-Channel Regulator Schematic -- GEN 3			
Page	Sheet # of	Revision	Number
C:\Users\TomO_Lapt\opBox\Sync\ALL_Akkum_Li\braries\UMD_LOGO.png		A	Regulator Channels
Date: 11/30/2020			
File: C:\Users\TomO_Lapt\opBox\Sync\ALL_Akkum_Li\braries\UMD_LOGO.png			Drawn By: Tom O'Bannon