

NOTE: The GND connected via the series 100 Ohm can be used as a remote ground signal reference where needed.

IMPORTANT NOTE: The "GND" pins **MUST NOT EVER** be connected to any remote ground nodes.




Project/Equipment				
Document	Title	Designer	Designer	
TE/MPE	Title2	Drawn By	XX/XX/XXXX	
		Check by		
		Last Mod.	6/4/2019	
		File	Telemetry IO UpperComms SchDoc	
		Print Date	6/20/2019 7:52:36 AM	Sheet 3 of 21
European Organization for Nuclear Research CH-1211 Genève 23, Switzerland		EDA-XXXXXX-VX-X	A3	Rev

A

A

UPPER Power Conns--(All dedicated to pigtail power routes)
JPUx connectors located directly on the Pigtail Power Breakout Board

NOTE: ALL 3 of these contact / pigtail assignment grouping needed to be identical so one PCB design can be used in 3 places on the rear of the backplane
Fed by JPU2 on the Pigtail Power Breakout Brd Fed by JPU1 on the Pigtail Power Breakout Brd Fed by JPU0 on the Pigtail Power Breakout Brd





NOTE: These 100 Ohm bleed resistors are only installed in cases where the copper tracks are NOT being used (ie floating)

EACH Power Group receives SOURCE power from a single Maraton Channel.

The Maraton Channel is indirectly connected to system power ground via the ground sense resistor connections (ie one per 4-ASICs)

LOWER Power Conns--(All DCB slot power routes and a few pigtail power routes)



NOTE: (1) The pigtail power lines on JPL2, JPL1, and JPL0 get routed via the individual JS contacts to the PIGTAIL_POWER_BREAKOUT_PCB.


(2) Each DCB slot uses 1 master + 1 slave channel. Both connector pins are labeled '_1V5'. Therefore, one is for the Master cable and the second is for the slave cable.

(3) The power group 'returns' being joined together also prevents any unused pigtail and Stave flex cable tracks from being left floating.




(4) The power group 'Source' lines in depopulated 'beta' and 'gamma' BP positions are connected via resistors with designators R_B? and R_G?, respectively, to the associated power group returns to avoid being left floating.

ProjectEquipment -	
Document	Designer Drawn by Date
TE/MPE	Title XX/XXXXXX
File	Power Bank Conn SchMpc
Page 1 of 1 Total 1 of 1 Sheet 1 of 21	
European Organization for Nuclear Research CERN Geneva 23 - Switzerland EDA-XXXXX-VX-X A2 -	


DCB SLOT 0



DCB SLOT 1




DCB SLOT 1



UNIVERSITY OF
MARYLAND
TE/MPE
CERN


ProjectEquipment PEPI
Document PEPI Backplane Mirror
Last Med. DCR Compl. 0m SchDoc
File Name: PEPI Backplane Mirror DCB Slot Connector 0 & 1
Last Rev: 2019-07-01 Ver: 0.1 Sheet: 4 of 21
European Organization for Nuclear Research CERN-GEN-23-Switzerland
ED4-04066-VI-0

DCB SLOT 3



NOTE: DCB slots 2 & 3 ADC channels are NOT used.
Therefore, Corresponding AGND's should be left floating.

DCB SLOT 2




ProjectEquipment	-	Designer	Designer	Drawn by	Drawn by	XXXXXX
Document						
TE/MPE						
Title						
Title2						
University of Maryland						
18						
CERN						
European Organization for Nuclear Research CH-1211 Geneva 23 - Switzerland						
EDA-XXXXX-VX-X						






DCB SLOT 8




DCB SLOT 9







ProjectEquipment	
Document	Designer Designer Drawn by DrawnBy
TE/MPE	Title Title2
18	Document No. XXXXXXXX Last Mod. 6/4/2019
European Organization for Nuclear Research CERN Geneva 23 - Switzerland	File EDA-XXXXX-VX-X Print Date 06/04/2019 Sheet 8 of 21

DCB SLOT 11




DCB SLOT 10













ProjectEquipment		Title	
Document	Designer	Designer	Drawn by Dovently
TE/MPE	Date		NNNNNNNN
	Last Mod.		6/4/2019
	File	EDA-XXXXX-VX-X	DCB Conn11 10m ScdMc
	Print	Sheet 9 of 21	A2 -
European Organization for Nuclear Research	18/12/1 Geneve 23 - Switzerland		

These resistors are installed for the middle and outer backplane locations ONLY




Backplane - Mirror	
C	Pitail Conn 0
C	Revision A
Date: 6/20/2019	Show all
Document: Pitail Conn 0 Schematic	Drawn by:


Pigtail 1




Single-ended signal AC return Paths on Pigtail 0



NOTE: P4_THERMISTOR and P1_EAST_THERMISTOR are routed to the telemetry signal connector



These resistors are installed for the middle and outer backplane locations ONLY



 Depopulating SDA_N, SCL_N, and GPIO_N lines should have these swapped for 0402 100ohm resistors (see variants)

NOTES:

FP₁ are placeholders for floating copper. These could be pressed against a carbon-impregnated foam to bleed charge, if needed.

Bright Blue = AC signal reference ground return

Dark Green = Floating DC Hybrid reference ground return

Light Green = Thermistors



Fuscia = Telemetry Thermistors for connections External to PEPI

These italics signals are not used in the middle and outer backplane locations

GENERAL GROUND RETURN RULES APPLIED







- 1) Each floating hybrid ground board is connected directly to the corresponding source regulator return path.
- a.) But DC levels relative to the main backplane ground are maintained via ground sense resistor connected to the main backplane ground. This also has a small parallel EMI cap to shunt high frequency noise.
- 2) Every single-ended signal from each hybrid has a dedicated ground reference return that is connected to the main backplane ground via a small EMI cap to allow for a high frequency return path only.
- 3) Analog ground for the PT100 sensors is intentionally separate from the main backplane ground.

For REF: PigtailV3_Straight_Long

**Pigtail 2****GENERAL COMMENTS:**

EC_ADC_REF<15..13> ADC channels can be used to sample the hybrid ground sense.

DCB slots 2, 3, 10, and 11 can be depopulated for middle and outer backplanes. Therefore, the corresponding ED_ADC channels should be avoided for ground sense and backplane thermistor measurement inputs to ensure the intended measurement connections are available in each of the backplane locations once populated per link map requirements.

**Single-ended signal AC return Paths on Pigtail 0****These resistors are installed for the middle and outer backplane locations ONLY**

NOTE: P4_THERMISTOR and P1_EAST_THERMISTOR are routed to the telemetry signal connector


JDS AGND JDS JP2 THERM FC ADC 7 N
JDS AGND JDS JP2 THERM FC ADC 6 N
JDA AGND JDS JP2 THERM FC ADC 7 N

List of Hybrid Power circuits that are not used in middle and outer backplanes (Therefore, the pigtail power breakout boards need to handle these cases)

JPD JP0U P1 EAST LV SOURCE











JPD JP0U P1_EAST_LV_RETURN

Depopulating SD_{A,N}, SCL_N, and GPIO_N lines should have these swapped for 0402 100ohm resistors (see variants)





Backplane - Mirror
Revision A
Date: 6-29-2018
Page: 3 of 3
Signature: [Signature]

Pigtail 6




Single-ended signal AC return Paths on Pigtail 0



NOTE: P4_THERMISTOR and P1_EAST_THERMISTOR are routed to the telemetry signal connector

JD8 AGND	NT10	 JD8 JP6 THERM EC ADC 5 N
JD9 AGND	NT11	 JD9 JP6 THERM EC ADC 7 N


JD8 AGND NT12 JD8 J



Pigtail 7




Single-ended signal AC return Paths on Pigtail 5



Depopulating SD_A_N, SCL_N, and GPIO_N lines should have these swapped for 0402 100ohm resistors (see variants)

These resistors are installed for the middle and outer backplane locations ONLY





Backplane - Mirror


Size Number Revision
C _____ A

Date: 6/20/2019 Sheet of
File: Z:\windoes\Pigtail Conn\7.SchDoc Drawn By:

Pigtail 4




Single-ended signal AC return Paths on Pigtail 6



NOTE: P4 THERMISTOR and P1 EAST THERMISTOR are routed to the telemetry signal connector

Depopulating SDA_N, SCL_N, and GPIO_N lines should have these swapped for 0402 100ohm resistors (see variants)

These resistors are installed for the middle and outer backplane locations ONLY





Backplane - Mirror

Size Number Revision
C 1 A


Pigtail Conn 4

A

6/20/2019 Sheet of
File: Z:\windows\Pigtail Conn\4\SchDoc Drawn By:




These resistors are installed for the middle and outer backplane locations ONLY




NOTE: P4_THERMISTOR and P1_EAST_THERMISTOR are routed to the telemetry signal connector


JD6 AGND	NT19	JD6 JPS THERM EC ADC 6 N
JD7 AGND	NT20	JD7 JPS THERM EC ADC 5 N
JD6 AGND	NT21	JD6 JPS THERM EC ADC 5 N

Depopulating SDA_N, SCL_N, and GPIO_N lines should have these swapped for 0402 100ohm resistors (see variants)






Pigtail 10




~~RETURNS~~ GND
~~RETURNS~~ GND
I P GND




**These resistors are installed for the outer "A" Plane backplane locations ONLY
(Since Pigtails JP<8 .. 11> are absent)**




These resistors are installed for the middle and outer backplane locations ONLY.



Title: Backplane - Mirror



Backplane - Mirror Pigtail Conn 1



**These resistors are installed for the outer "A" Plane backplane locations ONLY
(Since Pintails IP<8_11> are absent)**

(since ligands H^- & H_2 are absent)

These resistors are installed for the middle and outer backplane locations ONLY