Skip to content
View utkarshad21's full-sized avatar

Block or report utkarshad21

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. Ring-Johnson-Counter Ring-Johnson-Counter Public

    Verilog code for Ring-Johnson Counter.

    Verilog

  2. 4-bit-Full-Adder-using-Verilog-HDL 4-bit-Full-Adder-using-Verilog-HDL Public

    Verilog code and testbench for 4-bit full adder

    Verilog

  3. FSM-Sequence-Detector-using-Verilog FSM-Sequence-Detector-using-Verilog Public

    FSM: Sequence Detector using Verilog HDL

    Verilog

  4. Simulation-based-Room-security-and-Automation-system-using-Multisim Simulation-based-Room-security-and-Automation-system-using-Multisim Public

    A room features a 5-digit binary lock. A correct pin unlocks the door. Inside, a motion detector activates the light and air conditioner (if the temperature is high). After three incorrect pin atte…