input the pipeline register produced by IF stage (IF_STATE) output the pipeline register ID_STATE
- Instruction memory can be implemented as a test module in the first place.
- Create a class Imem.v to emulate the behaviour of Imemory?
- Produce the correct control signals based on every instruction(ignore stalls)
- Decode instructions based on the ISA.sv