[CS-523] Digital Circuits Design Lab using EDA Tools Computer Science Department University of Crete

Implementation of 32-bit RISC-V, in SystemVerilog using Synopsys' EDA tools

Team:

- 1. Ioannis Vardas (vardas@csd.uoc.gr)
- 2. Antonios Psistakis (psistakis@csd.uoc.gr)





- Introduction
- Stage 1: Instruction Fetch
- Stage 2: Instruction Decode
- Stage 3: Execution
- Stage 4-5: Data Memory, Write Back
- Evaluation
- Future Work/Conclusion


- Introduction
- Stage 1: Instruction Fetch
- Stage 2: Instruction Decode
- Stage 3: Execution
- Stage 4-5: Data Memory, Write Back
- Evaluation
- Future Work/Conclusion

Introduction

- RISC-V is an open instruction set architecture (ISA) based on established reduced instruction set computing (RISC) principles
 - Secrecy prevents public educational use, security auditing, and development of public, low-cost free and open-source software compilers, and operating systems
- Not the first open architecture ISA, but significant →
 designed to be useful in modern computerized
 devices such as warehouse-scale cloud computers,
 high-end mobile phones and the smallest embedded
 systems

- Introduction
- Stage 1: Instruction Fetch
- Stage 2: Instruction Decode
- Stage 3: Execution
- Stage 4-5: Data Memory, Write Back
- Evaluation
- Future Work/Conclusion

Instruction Fetch



- Introduction
- Stage 1: Instruction Fetch
- Stage 2: Instruction Decode
- Stage 3: Execution
- Stage 4-5: Data Memory, Write Back
- Evaluation
- Future Work/Conclusion

Instruction Decode ID/EX State pc EX Stage **ALUOp** IF Stage kill imm func3 instruction rd rs1 32 rs2 func7 Decode and pc jmp Control Logic 32 89 RegWrite MemWrite valid MemRead Stall Logic

if(((instruction[24:20] == ID_EX_state.rd || instruction[19:15] == ID_EX_state.rd)
&& ID_EX_state.rd != 5'b0 && ID_EX_state.RegWrite == 1) || ((instruction[24:20] == MEM_state.rd || instruction[19:15] == MEM_state.rd)
&& MEM_state.rd != 5'b0 && MEM_state.RegWrite == 1))

- Introduction
- Stage 1: Instruction Fetch
- Stage 2: Instruction Decode
- Stage 3: Execution
- Stage 4-5: Data Memory, Write Back
- Evaluation
- Future Work/Conclusion

Execution

 Used a new implementation that requires 3 bits generated by Decode stage that will drive the whole execution (and the ALU)

for jmp


ALUop	Туре	Operation	
000	LD, ST	ALUout = i_A + i_Imm_SignExt	
001	BRANCH	jmp_PC = i_NPC + i_Imm_SignExt jmp = 1 (flag)	
010	R-TYPE	based on requested op	
011	I-TYPE	based on requested op	
100	LUI	ALUout = i_Imm_SignExt	
101	AUIPC	ALUout = i_NPC + i_Imm_SignExt	
110	JAL	jmp_PC = i_NPC + i_Imm_SignExt jmp = 1 (flag)	
111	JALR	jmp_PC = i_A + i_Imm_SignExt jmp = 1 (flag)	

Execution

 Used a new implementation that requires 3 bits generated by Decode stage that will drive the whole execution (and the ALU)

for jmp


ALUop	Туре	Instructions	Operation
000	LD, ST	LB, LH, LW, LBU, LHU, SB, SH, SW	ALUout = i_A + i_Imm_SignExt
001	BRANCH	BEQ, BNE, BLT, BGE, BLTU, BGEU	jmp_PC = i_NPC + i_Imm_SignExt jmp = 1 (flag)
010	R-TYPE	ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND	based on requested op
011	I-TYPE	ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI, SRAI	based on requested op
100	LUI	LUI	ALUout = i_lmm_SignExt
101	AUIPC	AUILPC	ALUout = i_NPC + i_Imm_SignExt
110	JAL	JAL	jmp_PC = i_NPC + i_Imm_SignExt jmp = 1 (flag) o_ALUOutput = i_NPC + 4
111	JALR	JALR	jmp_PC = i_A + i_lmm_SignExt jmp = 1 (flag) o_ALUOutput = i_NPC + 4



- Introduction
- Stage 1: Instruction Fetch
- Stage 2: Instruction Decode
- Stage 3: Execution
- Stage 4-5: Data Memory, Write Back
- Evaluation
- Future Work/Conclusion

Data Memory & Write-Back

Loading from memory → Use of some mux'es…



- Introduction
- Stage 1: Instruction Fetch
- Stage 2: Instruction Decode
- Stage 3: Execution
- Stage 4-5: Data Memory, Write Back
- Evaluation
- Future Work/Conclusion

Evaluation

Tests we ran

- Given examples (Example 0, 1, 2)
- Fibonacci (n=16)
- All types of load and store instructions
- I-type instructions
- And more...

Synthesis with

- 500 MHz (violated)
- · 150 MHz

Evaluation

· 500 MHz clk

Timing Path Group 'clk'				
No. of Violating Paths:	21.00 5.70 -4.03 2.00 122673.70 65847.00 0.00 0.00			
Cell Count				
Hierarchical Cell Count: Hierarchical Port Count: Leaf Cell Count: Buf/Inv Cell Count: Buf Cell Count: Inv Cell Count: CT Buf/Inv Cell Count: Combinational Cell Count: Sequential Cell Count: Macro Count:	18 2749 204979 23510 12834 10676 0 139066 65913 0			

Area	
Combinational Area: Noncombinational Area	
Buf/Inv Area: Total Buffer Area: Total Inverter Area: Macro/Black Box Area: Net Area:	435487.448916 42344.203950 26131.60 16212.61 224887.496094 576932.644046
Cell Area: Design Area:	1004257.448920 1581190.092965
Design Rules	
Total Number of Nets: Nets With Violations: Max Trans Violations: Max Cap Violations:	205284 0 0 0

Power

Global Operating Voltage = 1.05 Total Dynamic Power = 356.4417 mW (100%) Cell Leakage Power = 89.8461 mW

- Introduction
- Stage 1: Instruction Fetch
- Stage 2: Instruction Decode
- Stage 3: Execution
- Stage 4-5: Data Memory, Write Back
- Evaluation
- Future Work/Conclusion

Future Work & Conclusion

Further improvements

- More testing
- More optimizations (forwarding unit, caches etc)

Finalize the design

 Go through all the flow of generating the final file that is necessary for chip factories to build the chip (Clock tree, PlaceNRoute, etc.)

Future Work & Conclusion

With this work:

- We learned how to code in System Verilog and practically use it
- We learned how an implementation of the 32-bit RISC-V ISA can conduct all the needed information when executing an instruction
- We learned how to use Synopsys tools, in order to build our project (compiler, vcs simulator etc)

Questions?